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    In recent years, the consumer electronics market for battery-powered devices such 
as smartphones and tablets has been rapidly expanding. The requirements for audio CODEC 
in these portable devices have extended from merely supporting voice calls to high-fidelity 
music playback. As a result, audio driver performance has become one of the most important 
differentiating factors among products from different suppliers. There are three basic 
performance metrics that are typically used to benchmark audio modules: the maximum 
delivered output power, the audio fidelity measured in terms of dynamic range, THD+N, and 
finally the battery life. Maximizing all three of these performance metrics has proven to be 
an exceptionally hard task as portrayed by the research publications. 
This work presents an attempt to push all three of these metrics together and provide 
an acceptable balance which is achieved by selecting the right topology. Conventionally, 
headphone drivers are designed using a linear amplifier topology for many reasons- most 
prominently- to achieve a superior THD+N and PSRR requirement which in the past was 
essentially the only key performance metric needed. This came at the expense of realizing 
mediocre power efficiency targets, thereby wasting battery life. This picture changed 
xv 
 
dramatically over the last decade with smartphones and other portable devices becoming 
the first choice of the young generation. These devices are extremely power hungry due to 
the unlimited functions and features they provide and therefore battery life has come to the 
spotlight as a key resource that need to be preserved.  As a result, in this work a headphone 
driver is based on a switching topology that is able to deliver more than 230mW of power 
(or equivalently 2Vrms) to a 16Ω load while achieving better than -98dB of THD+N , more 
than 108dB of SNR, and about 108dB PSRR while still maintaining a peak power efficiency 
of more than 84%. 
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CHAPTER 1   INTRODUCTION 
1.1 Motivation  
With the advances of portable electronics over the last decade, customer 
demands on audio systems have evolved dramatically. In particular, demands for 
higher output power while maintaining excellent sound fidelity for portable devices 
are continuously growing.  At the same time, in order to maximize the battery 
charging cycle; power dissipation from the battery should be minimized. This 
translates into an increased demand for highly efficient designs that can maintain 
high fidelity [1-3].  
Traditionally, linear topologies are used because of their superior sound 
quality and low distortion; however, it remains challenging for such topologies to 
meet the continuous demands placed on portable electronics to achieve a longer 
battery charging cycle.  As a result, many improvements to decrease the power 
dissipation, and increase power efficiency have been introduced in the literature. 
Some of these approaches combine different topologies and switch between them 
depending on the signal amplitude, or by modulating their supply in either discrete 
or continuous fashion [4-13]. 
On the contrary, switching topologies, which are characterized by their high-
power efficiency, yet poor distortion, have been continuously used for audio 
subsystems that do not demand the same fidelity, such as loudspeaker drivers [14-
17] 
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In this work, a switching topology is used to achieve both very high fidelity and 
very high efficiency for a headphone subsystem. 
1.2 Audio Signals 
Audio signals have some distinct features [20], which are listed here: 
1.  Their amplitude probability density function has a Gaussian distribution. As 
shown in Figure 1.1, audio signals possess a large peak to average ratio (also 
known as crest factor) of about 15dB on average, which means that audio signals 
spend most of their time near the average. 
 
 
 
 
 
 
Figure 1.1 Crest factor for an audio signal 
2. Their frequency range, which is set by the limited frequency response of the ear, 
is between 20 Hz and 20kHz as shown in Figure 1.2.  However, given that most 
people cannot hear 20kHz tones, the power is mainly concentrated at medium 
frequencies and peaks near 1-2kHz. 
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Figure 1.2 Audio band 
3. In addition, the ear has a large dynamic range of several decades of sound 
pressures (SPL). For example, low-level background noise can be as low as 50dB, 
whereas rock band music is around 110dB, and usually the required signal-to-
noise ratio of an audio system is usually more than 80dB. 
1.3 Audio Codecs 
 
 
 
 
 
 
 
 
 
 
 
Figure 1.3 Simplified diagram for a typical audio codec chip 
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Audio codecs are continuously evolving and continue to include many complex 
functions and support advanced features [21]. Figure 1.3 shows the most basic 
functions that exist in an audio codec chip, which are:  
1. Several receiver channels (Rx), which send the audio signals to different audio 
peripherals such as earpiece, headphone, lineout, and speakerphone. These 
channels receive their input signals in PCM digital format from the device 
application processor (AP) and then pass through digital filters followed by a 
sigma-delta modulator to reduce their number of bits -which can be as high as 24 
bits depending on the quality of the source- down to few bits. As the number of 
bits goes down, the bit rate increases from 48Kb/s to few Mb/s. 
The high-rate, low-resolution signal is used to drive a high-fidelity digital-to-
analog converter (DAC), followed by an efficient audio driver to drive the load.  
Depending on the receiver channel, the load can be electrically represented by 
different simplified models: 
b. Headphone load: 16 or 32Ω single-ended ground-referenced resistor. 
c. Earpiece load: 32Ω differential resistor. 
d. Loudspeaker load: Differential load consisting of 4 or 8Ω resistor in series 
with a ~64µH inductor. 
e. Lineout: Can be either differential or single-ended, and load is usually a 
resistor on the order of a few kΩ. 
2. Several transmitter channels (TX) are used to receive audio signals from the 
microphones and then send them to the device application processor for storage 
or for playback. External microphones can be either analog or digital; digital 
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microphones digitize the audio signals, which are directly routed to the 
application processor. If an analog microphone is used, then a codec chip receives 
the analog data that passes through a programmable gain stage (PGA) to maintain 
a predefined signal-to-noise ratio and then to an anti-aliasing filter followed by 
analog-to-digital converter (ADC). The output digital stream is then filtered and 
sent to the application processor.  
Analog microphones come in different types, such as dynamic, electret, or MEMS-
based. The most common high-fidelity type is the electret microphone, which 
requires a low-noise bias voltage to operate. This voltage, commonly referred to 
as mic bias, is usually designed in the Tx path using a low noise reference and an 
LDO to drive the external electret mic. 
3. Power management unit usually receives a single supply (in most cases the 
battery voltage itself) and is used to generate: 
a. Band-gap based voltage and currents used to set the ADC and DAC references, 
as well as the DC bias current for various analog blocks. 
b. Class-H or Class-G power supplies, that supply the final audio driver to 
increase the efficiency. 
c. Negative supply for headphone drivers. 
d. Regulated supplies for the sensitive parts of the system, such as front-end 
stages to enhance PSRR. 
4. Headset button control unit keeps track of the Tx and headphone ports to detect 
an insertion, and then sends an interrupt signal to the application processor 
before identifying the plug-in accessory type.  The unit also measures the 
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headphone impedance and detects whether any of the multi-function buttons on 
the headset is pressed and estimates the duration for which the button is pressed 
in order to for the AP to correctly decode the function that the user intends.  
1.4 Key performance parameters for audio drivers  
This section focuses on the receive path and discusses the different key 
parameters that are used to evaluate the performance of a specific receiver path.  
1. Audibility and battery life 
a. Maximum power delivered to the Rx load 
  End-users usually are interested in more loudness coming out of their 
portable device; typical speakerphone output power is usually in the range of 
a few watts, while headphone and earpiece output power is usually lower than 
100mW. 
b. Quiescent current 
This is an important parameter primarily because of the audio signal 
high crest factor. As discussed before, audio signals spend most of the time in 
low amplitude, in which case the power consumed by the device is dominated 
by the quiescent power more than the output power. Reducing the quiescent 
current is important to maximize the battery life for all Rx channels, and 
especially critical for the headphone path since it is the most used for music 
playback. 
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c. Since it is desirable to increase output power while decreasing the quiescent 
current, a figure-of-merit (FOM) is introduced to combine these two 
parameters to benchmark audio drivers, defined by: 
𝐹𝑂𝑀 ≡
𝐼𝑙𝑜𝑎𝑑,𝑝𝑒𝑎𝑘
𝐼𝑄𝑢𝑖𝑠𝑐𝑒𝑛𝑡
(1.1) 
d. Power Efficiency 
It is defined as: 
 
 
This parameter is usually measured as a function of the output power. It is 
always desirable to increase the power efficiency at all power levels to 
maximize battery life; therefore, special types of audio drivers are used to 
maximize the power efficiency. For example, loudspeakers use Class-D output 
stage, which can deliver up to 90% power efficiency at maximum output 
power. On the other hand, headphone drivers typically use a Class-AB output 
stage to maximize the power efficiency while maintaining excellent audio 
quality. 
2. Fidelity 
Since the human ear has high sensitivity to noise and distortion, several 
parameters are used to quantify the effects of the noise and distortion introduced 
by the audio drivers to evaluate their fidelity. 
 
 
𝑃𝑜𝑤𝑒𝑟 𝐸𝑓𝑓𝑖𝑐𝑖𝑒𝑛𝑐𝑦 ≡  
𝑂𝑢𝑡𝑝𝑢𝑡 𝑃𝑜𝑤𝑒𝑟
𝑃𝑜𝑤𝑒𝑟 𝑐𝑜𝑛𝑠𝑢𝑚𝑒𝑑 𝑓𝑟𝑜𝑚 𝑡ℎ𝑒 𝑏𝑎𝑡𝑡𝑒𝑟𝑦
(1.2) 
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a. Signal-to-noise-ratio (SNR) 
Defined as the ratio of the full-scale rms signal to the integrated noise 
within a 20kHz frequency band. The noise is usually measured with no signal 
and weighted with a special filter known as A-weighting, which imitates the 
ear response.  
b. Dynamic Range (DR) 
Dynamic range is a measure to rate the ratio of both random noise and 
the  quantization noise to the output full scale.  A small signal (-60dB) is 
applied to the input to avoid the effect of any nonlinearities, and the output is 
integrated within the audio band. 60dB is added back in order to refer back to 
full-scale input, as shown in the following equation:  
 
 
c. Total Harmonic Distortion+ Noise (THD+N) ratio  
This measure quantifies the effect of both system noise and nonlinearities in 
presence of a signal. It is usually measured as a function of the input signal and 
span a few decades of signal range. 
d. Power Supply Rejection Ratio (PSRR) 
Power supply rejection ratio is an especially important parameter for portable 
devices working in a GSM network. On such a network, the mobile device may 
transmit in either the 800 or 1900MHz bands with RF power up to 3W. In GSM 
transmission, the mobile device pulses its RF transmitter on and off at a rate 
of 217Hz with a duty cycle of about 10%. While in the “on” state, the RF 
𝐷𝑅 ≡  
𝑆𝑖𝑔𝑛𝑎𝑙 @ − 60𝑑𝐵
𝐼𝑛𝑡𝑒𝑔𝑟𝑎𝑡𝑒𝑑 𝑛𝑜𝑖𝑠𝑒 𝑓𝑙𝑜𝑜𝑟(20 − 20𝐾𝐻𝑧)
+ 60𝑑𝐵 (1.3) 
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transmitter draws a large amount of current. Since the battery is the only 
source of power in a mobile device, and it has a finite source resistance (RBAT) 
as shown in Figure 1.4, the supply voltage of the codec effectively becomes 
modulated with about 500mV peak-to-peak square wave at 217Hz. This 
disturbance becomes audible if it propagates to the audio port, and thus it is 
necessary for the audio driver to reject the supply disturbance. 
 
 
 
 
 
 
 
 
 
   Figure 1.4 Effect of finite battery internal resistance on audio drivers 
  
Figure 1.5 shows a typical PSRR measurement result where a 217Hz 500mVPP 
disturbance is applied on the battery. Battery disturbance and the audio 
output spectrum are plot and compared. 
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Figure 1.5 A typical PSRR measurement result 
1.6 Headphone path  
As explained in Section 1.4, there are several Rx receiver modules within a 
codec chip, each having its own unique requirements in terms of the acceptable 
fidelity as well as output power. Of these modules, the headphone module presents 
the most challenging design because of its stringent fidelity demands that exceeds 
those of other Rx channels as well as ever increasing demands for higher output 
power without degrading the efficiency [2,3].   
 
Figure 1.6 Stereo Headphone Module 
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Figure 1.6 depicts the overall stereo headphone module consisting of identical 
left and right channels. The headphone module receives two streams of data, one for 
each channel, from the digital front-end module. This module controls several 
functions such as gain companding, signal pre-distortion, and several other signal 
conditioning functions. In a typical Hi-Fi audio CODEC, words for prerecorded CD 
quality data are 24 bits wide sampled at 48, 192, or 384kHz. In order for this data to 
drive the speaker, a high-accuracy DAC is needed to convert the signal from digital to 
analog while preserving the CD audio quality. A typical  DAC consists of a digital 
 modulator followed by a DAC, the basic idea being to oversample the incoming 
data stream and then truncate it. The truncation error, which has a white spectrum is 
shaped by the  modulator such that the in-band portion is significantly reduced 
down to the system requirement, while the out-of-band error is increased. The 
oversampled and truncated  output data has fewer levels; thus, a fast, low-
resolution DAC is needed. Due to fewer DAC levels, fewer unit elements are needed, 
which results in die area savings. Another advantage of using a  DAC is the ability 
to easily implement dynamic element matching [18-19] for the DAC elements, which 
is often required to reduce the impact of the unit mismatch on the overall THD+N 
performance. The DAC analog output is then passed through the PA (power amplifier) 
feedback loop conventionally configured as a linear power topology, such as Class-
AB, to drive the 16 speaker load. The PA driver loop uses the common-mode-sense 
input (CMS) to couple any noise on the headphone ground back to the module output. 
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This arrangement provides ground noise immunity, particularly important in an SoC 
environment. 
In this work, the focus is on the design of the PA driver loop, where highly 
efficient switching topology is used to increase the output power, which increases the 
overall efficiency while maintaining high fidelity.  
 
1.7 Headphone PA supply  
The headphone load can be modeled simply as a load resistor (normally 16 or 
32 ) referenced to ground. Early PA designs used a single supply and set the 
common mode at the output to half the supply voltage as shown in Figure 1.7(a). This 
approach means that the PA is realized as a Class-A amplifier and therefore suffers 
from very poor efficiency when no signal is present. In addition, applying a DC voltage 
to the speaker for an extended period of time may eventually damage it. Figure1.7(b) 
shows a second approach to use a blocking capacitor to block the DC while allowing 
only the ac variation to propagate to the speaker load. While this approach is safer for 
the speaker and would result in better efficiency, the blocking capacitor along with 
the speaker load form a high-pass filter whose cutoff frequency must be less than 
20Hz. If the speaker load resistance is set to 16  this translates into a capacitor 
value of approximately 500F, which would be very costly and bulky [9]. 
13 
 
 
 
 
 
 
i.                                                  (b)                                              (c) 
Figure1.7 Evolution of headphone PA supply arrangement, (a) single supply 
and CM set to mid-supply, (b) single supply and decoupling cap, 
 (c) dual supplies. 
 
A better approach, shown in Figure 1.7(c), which has recently become the 
usual for headphone PA design now is to use dual supplies: positive and negative, so 
that the output common mode can be comfortably set to ground without the need for 
a blocking capacitor [9]. This solution simplifies the design of the PA at the expense 
of adding the complexity of designing some circuitry that can generate a negative on-
chip supply with high enough efficiency.  
Designing the PA supplies has been an integral part of achieving a high power 
efficiency for the entire headphone module. PA supplies could be either constant as 
in Class-A, AB, and B topologies, or it can depend on the signal, which can be either 
discrete as in Class-G, or continuous as in Class-H. In the next section, an overview of 
the different types of PA topologies will be discussed. 
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1.8 Overview of power amplifier topologies 
There are two categories for PA topologies, linear and switching. Linear 
topologies such as Class-A, AB and G/H are designed to have a smooth transition 
between different devices in delivering the output power throughout the signal 
swing. This way, when the audio signal transitions from positive to negative swing, 
the amplifier smoothly reduces the transconductance of the pmos side --which 
delivers positive swing to the output-- and increases the transconductance of the 
nmos side in a similar way. This smooth transition usually results in very low 
distortion for the output signal, and therefore linear topologies have been extensively 
used for headphone PA design. However, since the nmos and pmos drivers require 
sufficient headroom across them in order to effectively handle the signal swing with 
no distortion issues, this headroom results in power dissipated inside the PA, 
effectively lowering the power efficiency of the design. 
On the other hand, switching topologies rely on operating the driving 
transistors with minimum headroom as they are used merely as switches while 
delivering audio-encoded PWM/PDM signal to the output, and therefore the power 
dissipation is significantly lower increasing the overall efficiency. However, this 
results in sudden transitions between the nmos and pmos driving sides, which 
degrades the PA signal-to-distortion ratio. 
Switching topologies have been used extensively for high-power audio drivers such 
as speaker phone drivers, at the expense of high distortion. 
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a.  Linear topologies 
1. Class-A 
 
 
 
 
 
 
 
 
(a)                                                                 (b) 
Figure 1.8 Class-A topology. (a) Circuit Diagram, (b) Signal transfer function.  
Figure 1.8(a) shows a simple Class-A PA output stage consisting of one output device 
(nmos or pmos) and a current source. The signal transfer function shown in Figure 
1.8(b) shows a very linear relationship between VOUT and VIN due to the output device 
remaining in the saturation region throughout the signal swing. The power efficiency 
() is defined as: 
η ≡
𝑃𝑜𝑤𝑒𝑟 𝑑𝑒𝑙𝑖𝑣𝑒𝑟𝑒𝑑 𝑡𝑜 𝑡ℎ𝑒 𝑙𝑜𝑎𝑑
𝑃𝑜𝑤𝑒𝑟 𝑐𝑜𝑛𝑠𝑢𝑚𝑝𝑒𝑑 𝑓𝑟𝑜𝑚 𝑡ℎ𝑒 𝑠𝑢𝑝𝑝𝑙𝑖𝑒𝑠
(1.4) 
 
Since power delivered to the load is 
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
2
2𝑅𝐿
 , and the average power drawn from 
each supply is 𝑉𝐷𝐷𝐼 , then the efficiency is calculated as: 
𝜂 =
1
4
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝑉𝐷𝐷
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝐼𝑅𝐿
(1.5) 
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Since Vout,peak is always smaller than VDD and IRL, the maximum efficiency is limited to 
only 25%. 
This poor efficiency is a direct result of the fact that this amplifier is always on 
and never cut off, regardless of the magnitude or polarity of the input, as the Class-A 
amplifier has a 360⁰ conduction angle, meaning it is on and conducts throughout a 
full cycle of the input sine wave. 
2. Class-B 
  The Class-B amplifier uses a “push-pull” arrangement with a pair of 
complementary amplifier devices Nmos/Pmos, each biased at cutoff with the 
conduction angle of each amplifier at 180⁰ (half cycle) as shown in Figure 1.9. When 
the bipolar, zero-centered input signal goes positive, one device comes out of cutoff 
and goes into its saturation region, conducts, and amplifies; when the signal goes 
negative, the other device does the same while the first one is cutoff and thus 
dissipating near-zero power. 
 
 
 
 
 
 
 
  
(a)                                                                  (b) 
Figure 1.9 Class-B topology. (a) Circuit Diagram, (b) Signal transfer function.  
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Class-B amplifiers suffer from crossover distortion, which generates harmonics, 
arising because of the slight lag or discontinuity as one active element turns on while 
the other turns off. Distortion is typically 10-20%. This may be acceptable for some 
situations but not for higher-quality audio designs. On the other hand, the realized 
efficiency is much better than Class A and is given by: 
𝜂 =
𝜋
4
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝑉𝐷𝐷
(1.6) 
 
The maximum efficiency is limited to only 78% when Vout,peak equals VDD 
3. Class-AB 
The Class-AB amplifier is a blend of Class-A and Class-B and strives to offer a 
compromise in efficiency and performance [4-6]. 
 
 
 
 
 
 
 
(a)                                                                  (b) 
                       Figure 1.10 Class-B topology. (a) Circuit Diagram, (b) Signal transfer function. 
 
In this topology, shown in Figure 1.10, each active element is biased slightly in 
the saturation region, so there is some overlap between the two at the turn-on/turn-
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off center point. This reduces distortion to a low level – typically 1% and even down 
to 0.1% – at a slight increase in power dissipation. There is a tradeoff between the 
conduction angle, which is somewhat greater than 180⁰, and resulting distortion, with 
increased conduction angle and associated dissipation yielding lower distortion.  
Class-AB efficiency is slightly less than that of Class-B, due to the quiescent current 
that flows from VDD to -VDD when no signal is present. 
Due to the compromise between efficiency and distortion that Class-AB offers, 
it is probably the most commonly used headphone audio amplifier approach. 
4. Class-G 
The Class-G topology makes use of the fact that music and voice signals have a 
high crest factor with most of the signal content at lower amplitudes [7-11]. The 
Class-G topology uses multiple power supplies, operating from the power rail that 
provides the optimum combination of headroom and power dissipation. A Class-G 
powered module uses a minimum of two different supply rails. The module operates 
from the lower supply rail until the signal swing required exceeds what the lower 
supply rail can accommodate, at which point the module switches the output stage to 
the higher supply rail. Once the output signal drops below a predetermined level, the 
module switches back to the lower rail. Power dissipation is greatly reduced for 
typical musical or voice sources. 
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Figure 1.11 shows an example where a sine wave is playing through the Class-
G amplifier, while the Class-G supply is changing between VDD and 
𝑉𝐷𝐷
𝑟
 , where r > 1, 
according to the instantaneous value of the sine wave. 
 
 
 
 
 
 
           Figure 1.11 Class-G topology, supply modulation 
 
For a sinewave output, with two level supplies, Class-G efficiency is given by: 
𝜂 =
𝜋𝑟
4
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝑉𝐷𝐷
1 + (𝑟 − 1) cos 𝜃
(1.7)
 
  where  is given by: 
𝜃 = sin−1 (
𝑉𝐷𝐷
𝑟𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
) (1.8) 
Figure 1.12 shows a comparison of the power efficiency between Class-AB, 
two-level Class-G with r=2, and two-level Class-G with r=4, all plotted versus 
normalized output power 
𝑃𝐿
𝑃𝐿𝑚𝑎𝑥
 , where 
𝑃𝐿
𝑃𝐿𝑚𝑎𝑥
 is given by [9]: 
𝑃𝐿
𝑃𝐿𝑚𝑎𝑥
=  (
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝑉𝐷𝐷
)
2
(1.9) 
  
VDD
VDD
r
-VDD
VDD
r-
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 Figure 1.12 Relative comparison between Class-AB, and Class-G (r=2, r=4) 
 
If the supply generation module is assumed to be lossless, then the power 
consumed from the source must equal to the power delivered to the load, i.e. if the 
module draws 𝐼𝑉𝐷𝐷  from the input supply (VDD ), then by generating a smaller output 
voltage  (
𝑉𝐷𝐷
𝑟
), the output current available to the load increases by the same factor r; 
i.e,  
𝐼𝐿𝑜𝑎𝑑 = 𝑟 𝐼𝑉𝐷𝐷 (1.10) 
As an example, if r=2, then the current drawn by the output is halved when referred 
to the input, which is a huge power saving. Practically speaking, Class-G supply 
generation circuit is lossy and often times consumes both static and dynamic power, 
which lowers the overall achieved efficiency improvement.  
Although the Class-G idea looks very attractive, it suffers from the following 
disadvantages: 
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1. Due to the limited slew rate of the supply generation circuit, it is hard to 
use it over the entire audio band. Thus, the power savings is only limited 
to low-frequency audio, and the supply is fixed at VDD for the high-
frequency content. 
2. To prevent excessive distortion to the output signal, it is critical that the 
supply generation circuit switches back from 
𝑉𝐷𝐷
𝑟
 to 𝑉𝐷𝐷 at the correct time. 
If any delay is incurred, it would result in increased distortion. Usually, 
enough margin is implemented in the transition point to make sure that 
under worst propagation delay, the output signal is still perfect. This 
margin is another limitation on how much power saving can be achieved. 
5. Class-H 
Class-H amplifiers take the idea of Class-G one step further creating an infinitely 
variable supply rail [12-13]. An example of a class-H amplifier is shown in Figure 1.13. 
 
Figure 1.13 Class-H topology, supply modulation 
 
A Class-H supply is usually designed to leave a fixed headroom (∆V) on each side to 
keep the distortion low while maximizing the efficiency, given by: 
 V
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𝜂 =
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘
𝑉𝑜𝑢𝑡,𝑝𝑒𝑎𝑘 +
4∆𝑉
𝜋
(1.11) 
Although Class-H presents more efficiency improvement, it comes with the 
same disadvantages as in Class-G: (1) lacking the ability to track the signal over the 
entire audio band, and thus limiting the efficiency improvement to low frequency and 
(2) the inherent tradeoff in the choice of ∆V to avoid any instantaneous misalignment 
between the signal and the supply. 
The Class-H positive supply is usually generated by a buck converter that 
receives its reference from the same digital engine that sends the audio signal to be 
played back. A digital word representing the instantaneous supply value is received, 
then converted to analog and used as a reference for the buck converter loop as 
shown in Figure 1.14.  
The negative supply can be generated by an inductor-based flyback loop as in Figure 
1.14, or by simply taking the buck output and inverting it using a negative charge 
pump (NCP). 
Figure 1.14 Class-H amplifier supplies by a buck converter (positive supply), and 
flyback converter (negative supply) 
23 
 
It is worth noting that both the buck and flyback (or NCP) dissipated additional 
quiescent currents, which adds to the overall power consumption. In addition, this 
solution uses two external inductors on the PCB in order to generate the required 
supplies. 
b. Switching topologies 
The Class-D is the most common switching topology in which the output stage 
devices operate as switches, and not as linear gain devices as in the linear topologies. 
These switches commutate between the supply rails to generate a train of pulses, 
which represent the required output signal modulated by a high-frequency carrier. 
The modulation scheme can be either pulse width, or pulse density modulation. The 
output audio content can be retrieved back by low-pass filtering before being applied 
to the speaker [15,17].  Since the output devices are never both “on” at the same time, 
only one device is used to connect either supply to the output, and since each switch 
is ideally either an open circuit or a short circuit, they dissipate very low power, 
resulting in very high efficiency, often close to ~90%. 
Figure 1.15 Class-D loop driving differential loudspeaker load 
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A Class-D amplifier can be used in a single-ended (SE) structure to drive single-
ended loads such as headphone, or in a differential structure known as bridge-tied-
load (BTL) for differential loads such as speakerphones as shown in Figure 1.15.  The 
Class-D amplifier is characterized by the need for a series external LC filter to reduce 
the high-frequency content and smoothen the output sharp edges in order to comply 
with electromagnetic interference (EMI) requirements. Placing the LC filter close to 
the chip ensures that radiated emission from either the PCB traces or the connected 
wires, which could act as antennas, is limited.  
Due to the required high output power for speakerphone applications, the 
Class-D amplifier has been commonly used in the literature. For an output power as 
high as 5-10W, the power dissipated on the chip is nearly 10% (0.5-1W) if the Class-
D is used. In comparison to other power amplifier classes, limiting the on-chip power 
dissipation by choosing the Class-D topology saves on the required chip area needed 
to dissipate the heat to maintain a reasonable device junction temperature. 
Next, the pros and cons for the different modulation schemes to encode the 
data for Class-D are discussed followed by a discussion of the main drawbacks of 
using the Class-D for high-fidelity applications 
 Class-D modulation schemes: 
1. Pulse-Width Modulation (PWM) 
      This is the most widely used scheme due to the simple circuitry and low 
power dissipation. In this type, the PWM is generated by comparing the output 
of the error amplifier shown in Figure 1.15 to a sawtooth periodic signal at the 
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carrier frequency to produce PWM train of pulses as shown in Figure 1.16 
[15,17]. 
 
 
 
 
 
Figure 1.16 Block diagram for PWM switch control 
2. Sigma-Delta Modulation () 
In this modulation scheme, the error amplifier output is quantized into 
a single bit using a synchronous comparator as shown in Figure 1.17.   
 
 
 
 
 
Figure-17 Block diagram for  switch control 
 
By choosing higher carrier frequency, the non-linearities and in-band 
quantization noise, can be reduced. However, this comes at the cost of higher 
dynamic power, and added complexity to maintain the fidelity of the high-
frequency clock source. Another option is to use a higher-order modulator, 
which increases the hardware complexity and the power dissipation. 
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3. Sliding-mode Control 
In this type, the synchronous comparator is replaced by a hysteretic 
comparator as shown in Figure 1.17 resulting in a variable carrier frequency 
as a function of the signal [14,16], thereby, eliminating issues related to the 
fidelity of the clock source as well as all quiescent current needed to generate 
it. 
 
 
 
 
 
Figure 1.17 Block diagram for a sliding mode switch control 
 
Drawbacks for using Class-D for high fidelity applications: 
All types of Class-D loops suffer from higher THD due to the following reasons:   
a. A typical Class-D output spectrum shown in Figure 1.18 has the signal and 
distortion components present around the carrier frequency (and its 
harmonics), and since the loop internally mixes the fed-back output spectrum 
with the carrier frequency, it inadvertently folds back the distortion 
components into the audio band and thereby reducing the THD+N. 
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Figure 1.18 Illustration of the nonlinearity foldback issue in Class-D 
 
b. Except for the sliding mode control, all other modulation schemes have a fixed 
carrier frequency, which is usually chosen to guarantee high loop bandwidth 
at the signal zero crossings.  When the signal is at its positive or negative peak, 
the loop doesn’t need to have the same carrier frequency and therefore 
dissipates more dynamic power than necessary.  
c. As described before, an LC output filter is needed to comply with the stringent 
EMI specifications. If either the inductance and/or the capacitance exhibits 
variation as a function of the signal amplitude, the audio band gain may vary 
as a function of the signal amplitude resulting in added distortion 
components.  
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1.9 Focus of this dissertation and flow of next chapters 
This dissertation focuses on increasing the overall PA efficiency by using a 
switching topology while maintaining high fidelity performance similar to the linear 
topologies. Sliding-mode control is employed to implement a Class-D loop while an 
additional current sensing loop is implemented in order to improve the THD+N 
without increasing the loop order or the carrier frequency.  
In chapter 2, a summary of most recent or widely used state-of-the-art 
headphone amplifier designs is presented and discussed. In chapter 3, the proposed 
system architecture is introduced along with an analysis of the loop dynamics and an 
explanation of the system advantages. Chapter 4 explains the design of the key analog 
building blocks in details.  Experimental results are discussed in Chapter 5, and a 
summary of the work and conclusions are discussed in chapter 6. 
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CHAPTER 2   State-of-the-art designs 
In this chapter, several recent publications covering the topologies that were 
discussed in Chapter 1 are presented. The focus is on the innovations in these 
papers as well as their measurement results.  
2.1 JSSC Oct 2016 Class-G [8] 
In this paper, a load-adaptive Class-G headphone amplifier with supply-
rejection bandwidth enhancement technique was introduced. Depending on the load 
impedance, the amplifier selects proper voltage rails and controls the Class-G 
switching activities to minimize the power loss of the amplifier and the Class-G power 
generator. 
Figure 2.1 depicts the architecture of the load-adaptive Class-G stereo 
headphone amplifier, which is powered from a 1.8 V output buck converter with 85% 
efficiency. The amplifier consists of two identical audio channels with an audio power 
 
 
Figure 2.1 Load-adaptive Class-G stereo headphone amplifier architecture 
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management unit (PMU). The PMU includes a negative charge pump (NCP) that 
provides a fixed –1.8 V negative supply, a low-current capless LDO, and a negative-
voltage regulator, which provide regulated supplies to the critical analog circuits. A 
multi-mode dual-voltage charge-pump (MMDV-CP) and an impedance detector are 
embedded in the amplifier for the load-adaptive Class-G operation. The MMDV-CP 
generates either a high (±VDDH) or a low (±VDDL) supply level according to the input 
digital signal level, where the values of VDDH and VDDL are decided by the 
headphone impedance and the gain setting of amplifiers. For different impedance 
levels, the charge-pump can provide four voltage rails (±VDD, 2/3VDD, 1/2VDD and 
1/3VDD) to best fit the signal profile and reduce the power loss of the amplifier. The 
Class-G switching scheme is mainly determined by the power efficiency of the MMDV-
CP. Frequent switching of the supply rails is prohibited if the increase of the current 
efficiency by the Class-G operation is less than the current dissipated by the Class-G 
charge-pump. Different from heavy loads (under 50Ω), the load current reduction by 
the Class-G operation for light loads is not obvious. For the same output power 
requirement, the load current delivered to a 600Ω is much smaller than the current 
into a 16Ω load. 
To improve the power efficiency of the Class-G charge pump during the supply 
rails switching, a hold-time mechanism is used in the charge-pump controller design 
to prevent frequent switching of the supply rails. By increasing this hold time, the 
switching power loss of the Class-G charge-pump is reduced. For higher headphone 
impedance with less current benefit by the Class-G operation, a longer hold time is 
recommended to reduce the power loss of charge pump. The switching period for 
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their realization is set to 1msec, and the hold time for a 600Ω load is approximately 
40msec. In addition, the authors highlighted the underlying PSRR issue in the Class-
G output stages, where the supply switching due to the Class-G operation may 
degrade audio signal quality. The authors introduced an additional correction loop 
within the PA to help reduce this effect.  
The authors solution achieves a maximum output power of 62mW, 108 dB 
DR, -95dB minimum THD+N, and 1.35mA/channel quiescent current from the 1.8V 
supply. 
Figure 2.2 shows the total path power efficiency comparison between this 
solution, several other Class-G solutions (with different supply configurations), and 
the classical Class-AB implementation. Due to the adaptive nature of this design, the 
power efficiency tracks the envelope of the several other Class-G solutions, which of 
course comes at the expense of added complexity and circuitry that enables the 
supply to track the gain and load changes. 
 
 
 
Figure 2.2 Total-path efficiency versus output power level 
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2.2 JSSC Nov 2014 Class-D [17] 
In this paper, the authors implemented several techniques to enhance THD+N 
and PSRR for the classical Class-D audio driver.  
The architecture shown in Figure 2.3 includes a feed-forward ADC path, feedback 
filter, and edge-rate control in the driver stage. The feed-forward path is designed to 
process the signal so that the loop filter can process only the difference between the input 
and the feedback signals. Thus, the loop filter responds primarily to errors injected into 
the loop. This architecture extends the operating range of the loop filter to support a 
larger signal level and, therefore, a larger output power capability. To avoid PSRR 
performance degradation due to the feed-forward architecture, the loop filter, feedback, 
and feed-forward paths are powered by an internally-compensated LDO, which consumes 
50 µA of quiescent current and requires less than 1% of the Class-D amplifier area. Instead 
of using simple resistor feedback, the proposed architecture includes filters in the 
feedback path to reduce the high-frequency intermodulation distortion associated with 
 
 
Figure 2.3 Class-D structure of the JSSC Nov 2014 paper 
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direct feedback and eliminate the loop filter input common-mode disturbance from the 
Class-D output.  The design is implemented using a 180 nm CMOS and achieves 1.75 W 
into an 8Ω speaker, 105 dB SNR, 95% efficiency, -88dB peak THD+N, and 96dB PSRR at 
217Hz. The quiescent current is not reported but can be estimated to be close to 5mA 
from the efficiency plot. 
 
2.3 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS 
Sep 2016 Class-AB [4] 
In this paper, the authors are focused on optimizing the quiescent current 
consumption of the headphone driver. This is done by an attempt to solve a classical 
problem in which the transconductance of the output stage of a linear amplifier 
design has a wide variation as a function of the load current, and therefore stability 
optimization becomes complicated. A brute-force solution is to conduct enough 
quiescent current in the output stage, so the stability is guaranteed in the worst case 
(i.e. for a zero-amplitude output). In this paper, the authors propose a new solution 
where the output load current is sensed and used to adjust the second-stage pole for 
a Class-AB three-stage driver to guarantee the stability for all load current conditions. 
Figure 2.4 shows the Class-AB amplifier used, which consists of three stages and a 
current sensing block, which senses the load current through the gate voltage of the 
output devices and controls the small signal resistances of M21 and M22 inside the 
second stage to change the second pole location as a function of the load current. 
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The prototype chip is implemented in a 55 nm CMOS process. The measured 
static current consumption of the core circuit is 0.35 mA with a 1.8 V supply voltage. 
Measurement verified −85 dB THD+N, 106 dB signal dynamic range, and 55 mW 
output power under a wide range of load capacitances from 5 pF to 20 nF.  
Figure 2.5 shows the measured THD+N vs signal for the driver when powered by a 
fixed supply and a Class-G supply.  The THD+N degradation starts approximately at a 
signal amplitude of -18dBV for both cases but gets much worse for Class-G supply. 
 
 
 
 
 
 
 
 
Figure 2.4 Class-AB driver schematic 
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2.4 IEEE TRANSACTIONS ON VLSI SYSTEMS JUNE 2017 
Class-H [13] 
This paper presents a Class-H power amplifier aiming for audio applications 
on battery-powered electronic devices. The power supply of the amplifier is 
adaptively adjusted to track the instantaneous input signal amplitude for higher 
power efficiency. By embedding audio input signal amplitude information into the 
Class-AB amplifier’s output common-mode voltage level, the amplifier can operate 
with only single-rail power supply. This solution is not applicable as a headphone 
driver because it assumes a differential load and thus it uses a differential amplifier. 
 
 
Figure 2.5 Measured A-weighted THD+N versus input signal amplitude for 1 kHz signal 
frequency, 0 dB gain 
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However, it is still useful to discuss this paper here to develop some understanding of 
the achievable THD performance when Class-H is used. 
Figure 2.6 illustrates the proposed amplifier, which consists of three building 
blocks: A fully differential Class-AB amplifier, an input amplitude detection (IAD) 
block, and a buck converter. The audio input signal VIN is fed simultaneously into the 
main Class-AB amplifier as well as the IAD block, through which, the instantaneous 
signal amplitude is measured and processed. Output voltage VREF is used as the 
reference voltage of the buck converter. To ensure maximal output swing at all times, 
1/2 VREF is taken as the reference voltage to the common-mode feedback (CMFB) 
circuit of the Class-AB amplifier VOCM. 
As illustrated in Figure 2.7, the proposed design has two operation modes, 
which are dependent on the input signal amplitude. For small input signal levels, the 
amplifier works like a normal Class-AB amplifier with its output CM level VOCM 
biased at half of VDDL. When the input signal exceeds this threshold, the system 
 
 
Figure 2.6 System-level illustration of the proposed Class-H amplifier 
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enters Class-H mode where VOCM tracks the extracted reference voltage. This 
process makes one of the output nodes swing up with a doubled gain and the other 
stay at a predefined dc level VDSAT. 
 
The prototype was fabricated in a 0.18-μm CMOS process, and consumes 3.52 
mW quiescent power, not including the supply generation circuit. The circuit is able 
to deliver up to 263 mW peak output power to a 16Ω load and achieves a peak THD+N 
ratio of −80 dB. The peak power efficiency of the system is 80.4%. Figure 2.8 shows 
the measured efficiency plot. Quite interestingly the authors argued that using Class-
H instead of Class-D reduces the external component cost because of saving the 
external LC components; however, in order to generate the Class-H supply, the 
authors had to use a buck converter, which inevitably uses an external LC filter. 
 
 
 
 
Figure 2.7 Amplifier output waveforms with sinusoidal input signals 
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2.5 JSSC Oct 2011 Sliding-mode class-D [14] 
A hysteretic modulator consisting of a third-order self-oscillating Class-D 
audio amplifier that utilizes a hysteretic comparator is presented. The hysteretic 
modulator potentially allows for a low-cost implementation by eliminating the 
requirement for an external high-quality carrier. The authors argued that one of the 
concerns in the design of hysteretic modulators is the decrease of the switching 
frequency with input amplitude, which can deteriorate the loop gain and linearity 
performance as the output power level increases, or even cause stability problems in 
a high-order design. As a solution, the authors presented a frequency stabilization 
 
 
Figure 2.8 Class-H measured efficiency plot 
39 
 
technique based on continuous variation of the hysteresis window in response to the 
input amplitude to minimize the variation of the switching frequency. 
Figure 2.9 shows the system architecture used in this paper, which consists of 
a third-order loop with a hysteretic comparator. For such a high-order loop filter, the 
swing of the first integrator is limited by the hysteretic comparator itself; however, 
the last two integrators, are prone to clipping due to power supply limitation when 
the integrators try to generate a large error correction term in response to a large 
input. When the switching frequency decreases below a certain value, the output of 
the third integrator clips, and the loop gain, and error correction degrade rapidly. 
Consequently, the performance becomes worse than that of a first-order modulator.  
To alleviate this degradation, the hysteresis factor is varied in response to the 
input level, so that the switching frequency can be adjusted properly to reduce the 
swing of the last integrator. By using this technique, high linearity is achieved with 
consistent distortion performance up to relatively high-power levels; i.e., nearly 90% 
of the maximum output power.  
 
 
Figure 2.9 Sliding-mode system architecture 
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The chip prototype is implemented in a 0.7µm CMOS process and realizes a 
fully differential topology driving an 8Ω load while achieving DR of 116.5 dB, a THD+N 
of 0.0012%, and output power of 125 mW. Using a 5V power supply the amplifier can 
deliver 1.45 W into the load with a 5% THD. The efficiency is greater than 84% for 
output power larger than 1 W. The authors did not report the power consumption, 
but it can be estimated that the quiescent current is about 20mA from their efficiency 
plot. 
Figure 2.10 shows the measured THD+N vs the output power. 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.10 Measured THD+N vs output power plot 
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CHAPTER 3    Proposed System Architecture 
3.1 Architecture  
The proposed architecture is a switching topology that consists of a single-
ended switching output stage followed by an LC filter whose output is fed back to the 
error amplifier. A simplified version of the system architecture is shown in Figure 3.1. 
 
 
 
 
 
Unlike classical switching topologies, the LC loop filter is included in the feedback 
loop, which offers several advantages: 
1. Attenuating the output switching ripples: 
The PWM spectrum has a low-frequency signal content in addition to the 
upconverted signal and harmonics around the carrier frequency, as shown in Figure 
3.2.  Since, the output signal is fed back to the error amplifier, whose output gets 
sampled within the loop, the harmonic content around the carrier frequency gets 
mixed with the carrier frequency and all the harmonics are folded back into the 
audio band, degrading the linearity of the system as shown in Figure 3.2a. The 
proposed architecture addresses this point by including the LC filter within the loop 
Switch
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Figure 3.1 Simplified proposed architecture 
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before the feedback point, thereby filtering the output of the switching stage before 
being fed back. Depending on the LC corner frequency, the high-frequency 
harmonics are attenuated, and the audio foldback can be tolerated, which results in 
overall better linearity performance as shown in Figure 3.2b. 
 
 
 
 
2. LC filter non-linearity is also attenuated: 
The switching topologies usually employ an LC filter to attenuate the 
Electromagnetic Interference (EMI), which is an FCC requirement [22]. The LC filter 
is typically placed off-chip between the Class-D driver and the load. However, the 
Freq
PWM 
Spectrum
& 
Filter 
fsig fPWM fPWM+2fsigfPWM-2fsig 2fPWM 2fPWM+2fsig2fPWM-2fsig
 
(a) 
Freq
Spectrum 
after the 
filter 
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Figure 3.2 (a) PWM spectrum before filter and filter response, (b) PWM 
spectrum after filtering. 
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variations of the inductance and capacitance [23, 24] can lead to a variation of the 
audio band gain as a function of the signal swing, which translates into distortion. 
In the proposed architecture, since the LC is pushed inside the loop, any 
change to the corner frequency is corrected by the negative feedback action, and 
therefore the distortion components are attenuated by the in-band loop gain. 
 
3.2 Power Stage and Control Scheme. 
Before discussing the details of the system design, it is important to first 
discuss the power stage architecture to lay foundations for later discussions on how 
the system control works. More detailed discussion on the power stage details and 
comparison against other possible options will be elaborated on in Chapter 4. Figure 
3.3 shows a simplified version of the power stage, which is a half-bridge Class-D 
topology with dual supplies (also known as a buck converter). 
 
 
 
 
Figure 3.3 Simplified power stage 
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The high- and low-side switches, usually PMOS and NMOS respectively, are 
controlled by a non-overlapping clock generator that is embedded inside the 
switching control block as shown in Figure 3.4. 
 
The switching control block receives an error signal that results from 
comparing the output to the input signal. This error signal then drives the output 
stage to ensure the output tracking. The switching regulator loop, as the name 
implies, converts an input voltage to a desired output voltage by turning the input 
voltage on and off; i.e., this method involves chopping the input voltage and 
smoothing it out to match the required output voltage. There are two principal 
methods by which the input voltage is chopped: 
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Figure 3.4 A simplified block diagram for the switching regulator 
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(1) Pulse Frequency Modulation (or Discontinuous Conduction Mode), abbreviated 
as PFM/DCM [25]. 
(2) Pulse Width Modulation (or Continuous Conduction Mode), abbreviated as 
PWM/CCM [25]. 
Details on how the two schemes work are described below. 
3.2.1 PFM/DCM Approach 
The PFM method is of two types: fixed-on time or fixed-off time. An example of the 
fixed-on type is shown in Figure 3.5, for which on-time is fixed, and off-time is 
variable; this means that the length of time it takes for Vbat to connect to the output 
next time varies. When the load current increases, the number of on-times in a given 
length of time is increased to keep pace with the load. Thus, under a heavy load, the 
frequency increases, and under a light load it diminishes. 
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Figure 3.6 shows how the output stage control, inductor current, and output 
voltage vary under a light load condition. The output voltage is bounded between two 
levels set by VHigh and VLow, and the output is continuously being compared against 
these 2 thresholds, and once it falls below the lower threshold, VLow, the control block 
enables the high-side switch for a fixed period TON, during which the current in the 
inductor ramps up from 0 to IPeak. As a result, VOUT increases, then follows a period 
TOFF during which the inductor current ramps down to zero. The operation repeats 
until VOUT reaches the high threshold VHigh, after which VOUT is left unregulated while 
the output capacitor discharges because of the current loading. Once VOUT drops 
below VLow, the overall procedure repeats.  
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Figure 3.5 Fixed on-time PFM/DCM scheme 
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This scheme is attractive to use for light loading condition, because of the 
reduced switching frequency, which translates to less dynamic power losses and thus, 
higher efficiency. On the negative side, for a light load the loop is kept unregulated 
during TOFF, which means that for an audio input, no rejection of any nonlinearity or 
disturbance is applied during this time, and therefore distortion or supply 
disturbances may impact the fidelity of VOUT. 
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Figure 3.6 Output stage control, inductor current, and output voltage for 
PFM/DCM scheme 
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3.2.2 PWM/CCM Approach 
The PWM method represents the most commonly employed voltage control 
method. In this method, the duty cycle of the switching pulses changes to produce the 
required average output value. The switching action is continuous even for a light 
load, which forces the output to follow the audio input at the expense of more 
switching losses and less efficiency compared to PFM.  
The continuous switching action for CCM enables the continuous application 
of a negative feedback mechanism. This ensures that the average output can follow 
the input signal closely while rejecting the disturbance on either the negative or 
positive switching stage supply by modulating the pulse width. 
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Figure 3.7 PWM/CCM control scheme 
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Figure 3.7 shows an example for a PWM system, where an error amplifier with 
large gain (A) compares the input reference with the output, from which the error 
signal is compared to a periodic sawtooth waveform with a frequency (1/TS). Thanks 
to the sawtooth waveform, the comparator output can produce a pulse-width-
modulated signal as a function of the error amplifier output. Slope compensation is 
often required for PWM systems if the output duty cycle is larger than 50% to prevent 
loop instability [25]. 
In this work PWM is used to ensure that the audio output can track the input reliably 
for all input levels and load conditions.  
3.3 Study of Loop Stability 
3.3.1 Switcher AC model 
To study the PWM loop stability, an ac model for the switcher needs to be 
devised and all the required parameters for the ac model are labeled on Figure 3.8.    
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Figure 3.8 Output stage diagram with the ac model parameters labeled  
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Clock phases ɸ1 and ɸ2 are assumed to be non-overlapping with duty cycle d(t) and 
d’(t) respectively, and a period TS. Each of the parameters shown in Figure 3.8 has a 
low- frequency, and high-frequency component due to the switching action. For 
example, Vbat carries a DC value and a high-frequency switching ripple while Vout(t) 
carries the output audio signal and a high-frequency switching ripple. For the 
purpose of the stability analysis, the high-frequency ripples are eliminated, and the 
moving average technique is used to extract the low-frequency content for vbat(t), 
vneg(t), vout(t), iL(t) in order to calculate the average value for vL(t), iC(t), ivbat(t), and 
ivneg(t) in both phases.  
During ɸ1, the output stage can be simplified as shown in Figure 3.9, and the 
 following equations hold: 
𝑣𝐿(𝑡) = 〈𝑣𝑏𝑎𝑡(𝑡)〉𝑇𝑆 − 〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆 (3.1) 
𝑖𝐶(𝑡) = 〈𝑖𝐿(𝑡)〉𝑇𝑆 −
〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆
𝑅𝑆𝑃𝐾
(3.2) 
𝑖𝑣𝑏𝑎𝑡(𝑡) = 〈𝑖𝐿(𝑡)〉𝑇𝑆 (3.3) 
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Figure 3.9 Output stage during ɸ1 
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𝑖𝑣𝑛𝑒𝑔(𝑡) = 0 (3.4) 
Where 〈𝑥(𝑡)〉𝑇𝑆represents the moving average for 𝑥(𝑡) over one period and is given 
by: 
〈𝑥(𝑡, 𝑇𝑆)〉𝑇𝑆 =
1
𝑇𝑆
∫ 𝑥(𝜏)𝑑𝜏
𝑡+𝑇𝑆
𝑡
(3.5) 
Since 𝑥(𝑡) represent a stationary process, then 〈𝑥(𝑡, 𝑇𝑆)〉𝑇𝑆= 〈𝑥(𝑡)〉𝑇𝑆  
During ɸ2, the output stage can be simplified as shown in Figure 3.10: 
 
𝑣𝐿(𝑡) = 〈𝑣𝑛𝑒𝑔(𝑡)〉𝑇𝑆 − 〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆 (3.6) 
𝑖𝐶(𝑡) = 〈𝑖𝐿(𝑡)〉𝑇𝑆 −
〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆
𝑅𝑆𝑃𝐾
(3.7) 
𝑖𝑣𝑛𝑒𝑔(𝑡) = 〈𝑖𝐿(𝑡)〉𝑇𝑆 (3.8) 
𝑖𝑣𝑏𝑎𝑡(𝑡) = 0 (3.9) 
 
 
 
Figure 3.10 Output stage during ɸ2 
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Now that vL(t), iC(t), ivbat(t) average values are calculated in ɸ1 and ɸ2 where the 
duty cycle is d and d’ respectively, a weighted average over the entire cycle is given 
by: 
〈𝑣𝐿(𝑡)〉𝑇𝑆 = 𝑑(𝑡). [〈𝑣𝐿(𝑡)〉𝑇𝑆]∅1 + 𝑑′
(𝑡). [〈𝑣𝐿(𝑡)〉𝑇𝑆]∅2  
                                                      = 𝑑(𝑡). 〈𝑣𝑏𝑎𝑡(𝑡)〉𝑇𝑆 + 𝑑
′(𝑡). 〈𝑣𝑛𝑒𝑔(𝑡)〉𝑇𝑆 − 〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆 (3.10) 
〈𝑖𝐶(𝑡)〉𝑇𝑆 = 〈𝑖𝐿(𝑡)〉𝑇𝑆 −
〈𝑣𝑜𝑢𝑡(𝑡)〉𝑇𝑆
𝑅𝑆𝑃𝐾
(3.11) 
〈𝑖𝑣𝑏𝑎𝑡(𝑡)〉𝑇𝑆 = 𝑑(𝑡). 〈𝑖𝐿(𝑡)〉𝑇𝑆 (3.12) 
〈𝑖𝑣𝑛𝑒𝑔(𝑡)〉𝑇𝑆 = 𝑑
′(𝑡). 〈𝑖𝐿(𝑡)〉𝑇𝑆 (3.13) 
For the purpose of the stability analysis, an ac perturbation is applied to d and d’ 
such that 𝑑(𝑡) = 𝐷 + ?̂?(𝑡) and 𝑑′(𝑡) = 𝐷′ − ?̂?(𝑡). Due to this perturbation, each of 
the current and voltage variables (e.g. x(t)) can now be assumed to have two low- 
frequency components: Intended low-frequency content (𝑋) and an ac component ( 
?̂?(𝑡) ). 
Substituting into (3.10) -(3.13) results in: 
𝑉𝐿 + 𝑣𝐿(𝑡) = (𝐷 + ?̂?(𝑡)) . (𝑉𝑏𝑎𝑡 + 𝑣𝑏𝑎𝑡(𝑡)) + (𝐷
′ − ?̂?(𝑡)) . (𝑉𝑛𝑒𝑔 + 𝑣𝑛𝑒𝑔(𝑡)) − (𝑉𝑜𝑢𝑡 + 𝑣𝑜𝑢𝑡(𝑡))(3.14) 
𝐼𝐶 + 𝑖̂𝐶(𝑡) = 𝐼𝐿 + 𝑖̂𝐿(𝑡) −
𝑉𝑜𝑢𝑡 + 𝑣𝑜𝑢𝑡(𝑡)
𝑅𝑆𝑃𝐾
(3.15) 
𝐼𝑣𝑏𝑎𝑡 + 𝑖̂𝑣𝑏𝑎𝑡(𝑡) = (𝐷 + ?̂?(𝑡)) . (𝐼𝐿 + 𝑖̂𝐿(𝑡)) (3.16) 
𝐼𝑣𝑛𝑒𝑔 + 𝑖̂𝑣𝑛𝑒𝑔(𝑡) = (𝐷 − ?̂?(𝑡)) . (𝐼𝐿 + 𝑖̂𝐿(𝑡)) (3.17) 
To simplify (3.14)-(3.17), it is important to note that at steady state  
𝑖𝐿(𝑡 + 𝑇𝑆) = 𝑖𝐿(𝑡) (3.18) 
𝑉𝐶(𝑡 + 𝑇𝑆) = 𝑉𝐶(𝑡) (3.19) 
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This means that the average of 𝑣𝐿(𝑡) taken over entire cycle (𝑖. 𝑒. :  〈𝑣𝐿(𝑡)〉𝑇𝑆) must 
have a zero average, i.e.: 
 𝑉𝐿 = 0 =  𝐷. 𝑉𝑏𝑎𝑡 + 𝐷
′. 𝑉𝑛𝑒𝑔 − 𝑉𝑜𝑢𝑡 (3.20) 
Similar argument applies yields that: 
𝐼𝐶 = 0 =  𝐼𝐿 −
𝑉𝑜𝑢𝑡
𝑅𝑆𝑃𝐾
(3.21) 
 Substituting (3.20) and (3.21) into (3.14) -(3.17) and neglecting the second-order 
terms yields:  
𝑣𝐿(𝑡) = 𝐷. 𝑣𝑏𝑎𝑡(𝑡) + 𝐷
′. 𝑣𝑛𝑒𝑔(𝑡) + ?̂?(𝑡). (𝑉𝑏𝑎𝑡 − 𝑉𝑛𝑒𝑔) − 𝑣𝑜𝑢𝑡(𝑡) (3.22) 
𝑖̂𝐶(𝑡) = 𝑖̂𝐿(𝑡) −
𝑣𝑜𝑢𝑡(𝑡)
𝑅𝑆𝑃𝐾
(3.23) 
𝑖̂𝑣𝑏𝑎𝑡(𝑡) = 𝐷. 𝑖̂𝐿(𝑡) + 𝐼𝐿 . ?̂?(𝑡) (3.24) 
𝑖̂𝑣𝑛𝑒𝑔(𝑡) = 𝐷′. 𝑖̂𝐿(𝑡) − 𝐼𝐿 . ?̂?(𝑡) (3.25) 
 
The last set of equations can be used to derive the ac model for the switcher circuit 
as shown in Figure 3.11: 
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Figure 3.11 AC model for the output stage 
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In the next section, the model derived in Figure 3.11 will be used to study the open 
loop stability of the control loop. 
 
3.3.2 Open-loop AC model for the control loop 
To analyze the control loop stability, the switcher AC model shown in Figure 3.10 
can be simplified by setting the supply perturbations  𝑣𝑛𝑒𝑔(𝑡) , and 𝑣𝑏𝑎𝑡(𝑡) to zero. 
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Figure 3.12 (a) Simplified switcher AC model, (b) Its frequency response 
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The resulting simplified model predicts the change in the output 𝑣𝑜𝑢𝑡(𝑡) as a 
function of the change in the control ?̂?(𝑡). Figure 3.12(a) shows the simplified ac 
model, which consists of the LC filter loaded by the speaker resistance (RSPK); 
whereas Figure 3.12(b) shows the magnitude and phase Bode plots. 
 
For a first-order analysis, assuming the voltage ripple is less than 50mV, and 
switching frequency is 1MHz; then the resonance frequency of the LC tank is 
approximately 100kHz. Figure 3.13 shows a block diagram of the basic feedback 
voltage control loop for a PWM/CCM loop. For the control loop to have bandwidth 
higher than 100kHz, the complex conjugate LC poles would need to be cancelled by 
on-chip zeros. Unfortunately, it is very hard to realize on-chip zeros that track the 
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Figure 3.13 Block Diagram for the PWM loop 
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poles realized by external components. The non-correlated tolerance of the on-chip 
and off-chip components would lead to a large part to part variation in loop dynamics. 
Another alternative is to decrease the loop bandwidth such that the open loop 
unity-gain frequency is lower than the LC resonant frequency, and therefore the LC 
conjugate poles would have minimal impact on the loop dynamics.  If the minimum 
desired open-loop gain in the audio band is set to 40dB (for a reasonable SNDR), then 
this solution necessitates at least a third-order loop as shown in Figure 3.14. A higher 
loop order is a costly solution because of the added complexity as well as the increase 
in the current consumption. 
3.3.3 Current-mode control 
To reduce the loop order and maintain stability for the voltage control loop, 
current mode control is employed [25]. As illustrated in Figure 3.15 (a), the voltage 
control loop is excited by the dependent voltage source (𝑉𝑏𝑎𝑡 − 𝑉𝑛𝑒𝑔)?̂?(𝑡). If the 
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Figure 3.14 Hypothetical open loop gain to push LC poles outside audio band 
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excitation source changes to a dependent current source of the form 𝐺𝑚(𝑉𝑏𝑎𝑡 −
𝑉𝑛𝑒𝑔)?̂?(𝑡) as shown in Figure 3.15 (b), then the effect of the inductor on the loop gain 
is nullified and the LC conjugate complex poles are replaced by a left-half plane real 
pole whose value is 1/(2𝜋𝑅𝐶). 
There are different ways to implement the current-mode control [25], and 
they all share the basic concept, which is to sense the inductor current, convert it to 
voltage, and compare it to the loop filter output and then use the comparator output 
to generate the PWM control for the output switches. 
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Figure 3.15 (a) Voltage mode excitation, (b) Current mode excitation 
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Figure 3.16 shows an example for current-mode control, where the inductor 
current is sensed and compared to the loop filter output G(s). The comparator output 
is then used to drive the “reset” port of an SR flip-flop, with the “set” port driven by a 
clock at frequency FS; therefore, fixing the switching rate to FS. 
The SR flip-flop resets and the high-side switches turns off, while the low-side 
switch turns on every time the inductor current (iL) increases above the control 
current (iC), which results in the inductor current ramping down. Once the CLK 
triggers SR flip-flop to “set”, the output stage switches state, and therefore the 
inductor current starts increasing again. 
The inductor current carries a low-frequency content equal to iC , with a 
variable ripple that ranges from 0 to iC. If we ignore the high-frequency ripple, the 
inner current-mode loop maintains iC very close to iL, which changes the excitation 
source for the output RLC to be a current source instead of a voltage source. 
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Figure 3.16 Peak-current control for current mode CCM loop 
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The main drawback of the peak current-mode control is the inherent 
instability of the system for duty cycles higher than 0.5 and therefore a compensation 
sawtooth signal is usually used to guarantee stability [25]. For this work, however, a 
peak-valley current mode scheme, also known as sliding mode control [25], 
illustrated in Figure 3.17, is used. 
In this scheme, the inductor current is compared to the loop filter output using 
a hysteretic comparator with a hysteresis window of 2∆I, where ∆I is a constant 
design parameter. This means that while the outer voltage control loop forces the 
Vbat
F1
F2
L
RSPK
Vneg
Vout
G(s)
-
+
Input
Gm
iL
C
Non-overlap 
clock gen
R
S
Q
iC
I
I-
iP
iV
Hysteretic Comparator
 
 
Figure 3.17 Peak-Valley current mode control scheme 
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average output voltage to be equal to the input, the inner current loop mode forces 
the average inductor current to be equal to iC and the inductor ripple to be bounded 
by ±∆I. 
If the inductor current increases above iC + ∆I then the hysteretic comparator 
triggers and resets the SR flip-flop output, thereby turning off the high-side switch 
and turning on the low-side switch, which causes the current to start ramping down. 
Similarly, if the inductor current decreases below iC - ∆I then the hysteretic 
comparator sets the SR flip-flop output, thereby turning on the high-side switch and 
turning off the low-side switch, resulting in ramping down for the inductor current. 
Figure 3.18 depicts the interaction of both voltage and current feedback loops. 
The voltage control loop forces the error signal (G(s) output) profile to follow the 
input signal. 
 
 
 
Figure 3.18 Inductor current, G(s) output, and output waveforms for CCM loop 
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The current feedback loop forces the low-frequency content of the inductor 
current (iL) to follow G(s) output while bounding the high-frequency ripples to 2∆I.  
 
3.3.4 Loop Analysis 
To study the loop stability, the switching frequency is assumed to be much 
higher than the small-signal unity-gain bandwidth. Under this assumption, the 
internal current-mode loop can be assumed to have a closed-loop gain of unity. Thus, 
the output current of the transconductance (Gm) flows directly into the inductor as 
depicted in Figure 3.19. 
 The open-loop gain is given by: 
𝐺(𝑠).  
𝐺𝑚. 𝑅𝑆𝑃𝐾
1 + 𝑠 𝑅𝑆𝑃𝐾𝐶
(3.26) 
This equation shows that to the first order, the inductance plays no role in setting the 
loop dynamics, and that the output stage pole is given by 1/2𝜋𝑅𝑆𝑃𝐾𝐶. For a reasonable 
value for capacitance C, this pole falls within the loop bandwidth. The equation also 
L
RSPK
Vout
G(s)
-
+
Input
Gm
C
 
 
Figure 3.19 AC model for the loop 
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shows that 𝑅𝑆𝑃𝐾 affects the open-loop gain, but not the closed-loop bandwidth, which 
means that the loop dynamics are expected to be independent of the headphone 
impedance (e.g. 16, 32, or 600Ω). 
The loop filter G(s) is designed to have high enough gain in the audio band to suppress 
the nonlinearities from the subsequent stages while maintaining acceptable loop 
stability.  An active RC lossy integrator is designed to realize the loop filter G(s) as 
shown in Figure 3.20. The loop filter has 2 poles and 2 zeros, with one of the poles at 
DC to increase the loop gain in the audio band.   
Assuming infinite gain (A) for the amplifier, then G(s) is given by: 
𝐺(𝑠) =
𝑉𝑂𝑈𝑇
𝑉𝐼𝑁
=
1 + 𝑠𝐶𝐼𝑁𝑇𝑅𝑍
𝑠𝐶𝐼𝑁𝑇𝑅𝐼𝑁
1 + 𝑠𝐶𝑍2𝑅2
1 + 𝑠(𝐶𝑍2 + 𝐶𝑃2)𝑅2
(3.27) 
The RC network that follows the integrator, which consists of R2, CZ2, and CP2, 
creates a pole and a zero at frequencies higher than 20kHz but still lower than the 
unity-gain bandwidth. This network helps reduce the loop bandwidth in order to 
guarantee that the switching frequency is sufficiently higher than the unity-gain 
bandwidth, thereby validating the model shown in Figure 3.19. 
G(s)
RIN
RzCINT
A
VINVIN VOUT
VOUT
R2
CZ2
CP2
 
 
Figure 3.20 Realization of the loop filter G(s) 
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Substituting G(s) in the loop gain equation yields:  
𝐿𝑜𝑜𝑝 𝐺𝑎𝑖𝑛 =
1 + 𝑠𝐶𝐼𝑁𝑇𝑅𝑍
𝑠𝐶𝐼𝑁𝑇𝑅𝐼𝑁
1 + 𝑠𝐶𝑍2𝑅2
1 + 𝑠(𝐶𝑍2 + 𝐶𝑃2)𝑅2
𝐺𝑚. 𝑅𝑆𝑃𝐾
1 + 𝑠 𝑅𝑆𝑃𝐾𝐶
(3.28) 
Figure 3.21 shows the magnitude of the Loop Gain (LG) as a function of frequency 
with all the poles and zeros of (3.30) shown on the x-axis. Table 3.1 shows the 
component values used in the design: 
 
Table 3.1 System key parameters and component values 
RIN CINT RZ CZ2 R2 CP2 Gm C 
20 kΩ 24 pF 10 kΩ 3 pF 800 kΩ 4 pF 1 S 0.4 µF 
|LG|
Freq
R2CZ2
1
R2(CP2+CZ2)
1
RZCINT
1
RSPKC
1
 
 
Figure 3.21 Open-loop gain versus frequency showing locations of all poles/zeros 
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A rough estimation for the unity-gain frequency is given by: 
𝑓𝑢𝑛𝑖𝑡𝑦 =
1
2𝜋
𝑅𝑍
𝑅𝐼𝑁
𝐶𝑍2
(𝐶𝑍2 + 𝐶𝑃2)
𝐺𝑚
 𝐶
=
1
2𝜋
1
2
3
7
1
0.4. 10−6
≈ 400𝑘𝐻𝑧 (3.29) 
 
Figure 3.22 shows the open-loop gain and phase versus frequency. The plot 
shows that the unity-gain frequency matches the calculation, and that the minimum 
gain in the audio band equals 50dB at 20kHz. Phase margin and gain margin can be 
extracted from the plot to be roughly 50 degrees, and 10dB. 
 
 
 
 
 
 
 
Figure 3.22 Open loop Bode plots  
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3.3.5 Loop Switching Frequency 
A distinctive feature of the peak-valley current-mode control scheme is its 
variable switching frequency. Since, in this scheme, the current ripples are set to a 
predefined value, then the only degree of freedom for the loop to be able to pump 
enough charge to track a variable input is to change the switching frequency. This 
means that for a sinusoidal input, higher switching frequency is expected whenever 
the input is near zero, and lower switching frequency is expected at the peaks.  
 
If the supplies Vbat and Vneg are assumed to be constants during the switching 
cycle, then the inductor current ripple during the two phases can be assumed to 
follow a linear relationship as shown in Figure 3.23. Therefore, T1 and T2 can be 
expressed as: 
𝑇1 =
𝐿. 2∆𝐼
𝑉𝑏𝑎𝑡 − 𝑉𝑜𝑢𝑡
(3.30) 
 
 
 
Figure 3.23 Voltage across the inductor during the 2 phases 
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𝑇2 =
𝐿. 2∆𝐼
𝑉𝑜𝑢𝑡 − 𝑉𝑛𝑒𝑔
(3.31) 
Combining T1 and T2, the switching frequency (FSW)can be expressed by: 
𝐹𝑆𝑊 =
1
𝑇1 + 𝑇2
=
𝑉𝑏𝑎𝑡 − 𝑉𝑛𝑒𝑔
𝐿. 2∆𝐼
𝐷(1 − 𝐷) (3.32) 
where D is the duty cycle. The equation shows that the switching frequency changes 
as a function of the square of the duty cycle, which in turn is a direct function of the 
output if the supplies are constant, as shown in Figure 3.24. 
 
 
 
Figure 3.24 Loop switching frequency and output voltage vs. time 
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Having a higher switching frequency at zero crossings helps the loop better 
track the signal by pumping charges faster, although this comes at the expense of 
more dynamic power dissipation for a given THD performance.  
In a voltage mode PWM Class-D, a fixed switching frequency is employed and 
is usually chosen to be high enough to guarantee that the loop can track the signal at 
zero crossings with a certain fidelity. However, since the switching rate is constant, 
the loop continues to dissipate the same amount of dynamic power even after the 
signal leaves the high slew rate region, which leads to more dynamic power 
dissipation. Therefore, the peak-valley control scheme is the right choice when  
higher efficiency is sought. 
In addition, the output voltage ripples (∆Vripple) for a buck converter is given by [25]: 
∆𝑉𝑟𝑖𝑝𝑝𝑙𝑒 =
∆𝐼
8𝐶𝐹𝑆𝑊
(3.33) 
 where ∆I is the current ripple, C is the output capacitance, and FSW is the switching 
frequency. Equation (3.33) suggests that increasing FSW can decrease the ripples, 
which results in better THD+N due to the reduced fold back into the audio band. 
However, this comes at the expense of higher dynamic power consumption, which 
results in higher quiescent current. The design approach is to keep increasing the 
switching frequency until either THD+N is no longer limited by the foldback or the 
maximum target quiescent current is exceeded. 
 
 
 
68 
 
CHAPTER 4 Proposed system detailed block design 
4.1 Detailed system description 
Figure 4.1 shows a more detailed block diagram of the proposed system described 
in chapter 3, which consists of: 
a. G(s): Loop filter, which was described in section 3.3.4 
b. Gm: Transconductance amplifier 
c. RP: Transimpedance converter.  
d. Peak-Valley hysteretic comparator 
e. Non-overlapping clock generator 
f. Switching output stage 
g. Negative charge pump to generate Vneg 
Vbat
RSPK VOUT
L
C
RF
RIN
Common mode sense line
On-Chip
G(s) Gm RP
SR
FF
N
o
n
-o
ve
rl
ap
G
en
Neg-CP
Vneg
Vbat
 
Figure 4.1 Simplified proposed architecture 
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As described in Chapter 3, there are two concurrent active loops: (1) a voltage-
controlled PWM-based loop that senses the output across RSPK and feeds back to the 
loop filter G(s) through the feedback resistor RF; (2) a peak-valley current-controlled 
loop that senses a voltage proportional to the inductor current IIND, and feeds back to 
the hysteretic comparator, which compares it to a scaled-version of the loop filter 
output. The output of the hysteretic comparator controls the set/reset states of the 
SR FF, which in turn controls a non-overlapping clock generator that controls the 
output stage switching state. 
The output stage is powered by a battery voltage that ranges from 2.9-4.5V, and the 
output of an unregulated negative charge-pump that ranges from -2.9 to -4.5V when 
unloaded. 
Since the negative side of the headphone load is connected to the local PCB 
ground, any local PCB ground bouncing, would deteriorate the performance and 
would be audible. The conventional solution is to sense the local PCB ground and 
route it back to the chip through the “common mode sense” (CMS) pin as shown in 
figure 4.1. The gain from the CMS pin to the loop filter output is unity, and therefore 
any disturbance or noise sensed on CMS is replicated at the headphone jack; hence, 
the differential output across the headphone load is free from CMS noise/disturbance. 
 In the next few sections, each of the blocks is described in more detail, along 
with more quantitative analysis.  
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4.1.1 Output stage 
4.1.1.1 Topology 
There are two available options to implement the switching output stage: 
1. Watkins-Johnson shown in Figure 4.2 [25] 
 
This type of switching stage has the advantage of being able to drive a ground-
referenced load, and therefore can generate positive and negative output swing from 
a single positive supply without the need for a negative charge pump. This translates 
into both an area saving and efficiency improvement; however, it comes at the cost of 
the system linearity as shown below. 
During ɸ1, the inductor is connected between Vbat and Vout, and therefore, the 
current ramps up as shown in Figure 4.3. During ɸ2, the inductor is connected 
between 0 and Vbat, which forces the inductor current to ramp down. To produce a 
Vbat
Vbat
F1
F1
F2F2
L
RSPK
Vout
IL
 
Figure 4.2 Watkins-Johnson output stage 
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positive output, the duty cycle will be larger than 0.5, which means that more time is 
spent during ɸ1 so that the net current flowing to the load is positive. On the other 
hand, if the output voltage is negative, then the duty cycle is less than 0.5, which 
enables the inductor to build enough negative current during ɸ2 that is passed to the 
output during ɸ1, effectively making the net current flowing to the load negative. 
To calculate the switching stage gain, ∆I can be expressed as: 
∆𝐼 =
𝑇1(𝑉𝑏𝑎𝑡 − 𝑉𝑜𝑢𝑡)
𝐿
=
𝑇2(𝑉𝑏𝑎𝑡 − 0)
𝐿
(4.1) 
Re-writing the equation in terms of the duty cycle (D) yields: 
𝑉𝑜𝑢𝑡
𝑉𝑏𝑎𝑡
=
2𝐷 − 1
𝐷
(4.2) 
This equation represents a nonlinear relationship between Vout and duty cycle 
(D) as shown in Figure 4.4. This nonlinearity represents a limitation on the achievable 
THD performance of the overall driver. Another disadvantage to this topology is the 
number of clocked series switches with the inductor in each clock phase, which 
increases the ohmic losses and reduces the power efficiency.  In order to reduce the 
 
 
 
Figure 4.3 Inductor waveform during the two phases 
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ohmic losses, the size of each switch needs to grow, thereby increasing the dynamic 
losses. 
A third disadvantage is the transfer function compression for the negative 
swing. For example, the output voltage (Vout) negative swing can double from -0.5 to 
-1V for a change in the duty cycle from 0.4 to 0.33. This fast change in the output for 
an incremental change in the duty cycle necessitates more precision in generating the 
PWM pulse to produce the correct output voltage. 
 
2. Half bridge Class-D with dual supplies [ known as buck switcher] 
This type of switching stage has the advantage of a simple design, and one 
switch/phase, which reduces the ohmic losses. It also provides a linear characteristic 
 
 
 
Figure 4.4 Transfer function vs. duty cycle for Watkins-Johnson 
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as will be mathematically proven below. However, its main limitation is the lack of 
negative swing support, which is needed to drive headphone loads. To overcome this 
limitation, this stage is powered between a positive and a negative supply to support 
both positive and negative swing as shown in Figure 4.5. 
 
During ɸ1, the inductor is connected between Vbat and Vout, and therefore, the 
current ramps up linearly as shown in Figure 4.6. During ɸ2, the inductor is connected 
between Vneg and Vout, which forces the inductor current to ramp down. The gain of 
this topology can be calculated in a similar fashion: 
∆𝐼 =
𝑇1(𝑉𝑏𝑎𝑡 − 𝑉𝑜𝑢𝑡)
𝐿
=
𝑇2(𝑉𝑜𝑢𝑡 − 𝑉𝑛𝑒𝑔)
𝐿
(4.3) 
 
 
 
Figure 4.5 Half bridge Class-D switching stage 
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Re-writing the equation in terms of the duty cycle (D) yields: 
𝑉𝑜𝑢𝑡 = 𝐷𝑉𝑏𝑎𝑡 + (1 − 𝐷)𝑉𝑛𝑒𝑔 (4.4) 
Vneg is generated on-chip using an unregulated Negative Charge Pump (NCP) as will 
be explained later in this chapter. The output of an unregulated NCP depends on the 
load current and can reach a value of -Vbat when the NCP is not loaded. With the 
assumption of light loading, equation (4.4) can be rewritten as a function of Vbat: 
𝑉𝑜𝑢𝑡
𝑉𝑏𝑎𝑡
= 2𝐷 − 1 (4.5) 
Equation (4.5) is plotted in Figure 4.7 and shows a perfectly linear 
characteristic, which can help improve the THD of the overall solution.  
In this work the second option is chosen to minimize the ohmic losses and to 
enhance the overall system linearity, while the added cost and efficiency loss of 
adding NCP is minimized by design. 
 
 
 
 
 
 
Figure 4.6 Inductor waveform during the two phases 
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4.1.1.2 Implementation 
Figure 4.8 shows the actual implementation used for the output stage. The 
prototype chip is using a 0.18µm process that provides both 1.8V and 5V devices. The 
5V devices can sustain a maximum of 5.5V across gate-to-source or gate-to-drain 
junctions or across drain to source. This means that a cascode device (MNCAS/MPCAS) 
is needed for each of the low- and high-side switches to protect the main switching 
devices. The cascode devices do not need to switch and hence the gate is connected 
to ground. 
 
 
 
Figure 4.7 Transfer function vs. duty cycle for half bridge Class-D with dual supplies 
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The cascode device prevents the drain-to-source and gate-to-drain voltages 
for the main switch (MPOUT/MNOUT) from reaching 5.5V, which is the reliability limit.  
For example, if Vbat equals 4.5V (implying Vneg equals -4.5V), and ɸ1 is high, then VSW 
is pulled up to Vbat. With MNCAS used as a cascode device, the gate-to-drain voltage of 
MNOUT is -3.5V, and its drain-to-source voltage is 3.5V assuming VT = 1V, and at the 
same time, VGD/VDS for the cascode device MNCAS are -4.5/5.5V.  
Similarly, if the low-side switch is on, and the high-side switch is off, then MPCAS 
protects VGD and VDS for MPOUT while staying in the safe operating region itself. 
Vbat (2.9 : 4.5V)
Vneg (-2.9 : -4.5V)
Vbat 
0
0
Vneg
Vbat 
Vneg
MNCAS
MPCAS
MPOUT
MNOUT
VSW
VCASP
VCASN
F1
F2
 
 
 
Figure 4.8 Actual implementation for the output stage 
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The “on” resistance for the combined high-side switch (MPOUT in series with 
MPCAS) is designed to be equal to 2Ω, while the “on” resistance for the low-side 
switch is 1Ω. All device dimensions are shown in Table 4.1. 
Table 4.1: Output stage device sizes 
 MPOUT MPCAS MNCAS MPCAS 
W/L 8000/0.5 8000/0.5 4800/0.6 4800/0.6 
Ron @ 3.7V 1Ω 1Ω 0.5Ω 0.5Ω 
 
4.1.2 Inductor Current Sensing Scheme 
As explained in Section 3.3.3, current-mode control is essential in improving the 
THD by neutralizing the effect of the inductor on the loop response. This concept is 
based on comparing the inductor current with the loop filter output and using the 
difference to control the output stage switches. 
There are multiple ways of measuring the inductor current [26,27], and they are all 
based on converting the inductor current into a proportional voltage, which is then 
used for the current-mode loop processing. In the following sections, two different 
schemes are discussed and compared. 
 
4.1.2.1 Using RC sense network (Option I) 
In this option, an integrated RC network is connected across the inductor 
terminals [26] as shown in Figure 4.9, where the voltage across the capacitor VC is 
given by: 
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𝑉𝐶(𝑗𝜔) =
𝑗𝜔𝐿
1 + 𝑗𝜔𝑅𝐶
𝐼𝑖𝑛𝑑 ≈
𝐿
𝑅𝐶
𝐼𝑖𝑛𝑑      𝑓𝑜𝑟 𝑓 >
1
𝑅𝐶
(4.6) 
 Thus, for sufficiently high switching frequency the capacitor voltage (VC) can 
be used to sense the inductor current (Iind). The main drawback in this scheme, is that 
the proportionality constant depends on values for L, R and C. This RC time constant 
by itself can vary over process, and temperature by as much as ±40% if integrated on 
chip. Moreover, the external inductor may have an additional ±20% tolerance, which 
means L/RC can vary by as much as ±60%. This variation limits the accuracy of the 
current sensing and could translate into higher ripple currents, which degrades the 
overall efficiency and THD.  Even if an on-chip RC calibration circuit is used, the 
inductance tolerance by itself would limit the use of this technique. 
 
 
 
 
 
 
 
 
 
Figure 4.9 Sensing Iind using RC sense network 
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4.1.2.2 Using the switching node (Option II) 
In this option, the output switch “on” resistance is used to generate a voltage 
that scales with the inductor current, as illustrated in Figure 4.10 [27]. During ɸ1, the 
inductor current flows through the high-side switch, and thus Vbat-VSW changes 
linearly with the inductor current: 
𝑉𝑏𝑎𝑡 − 𝑉𝑆𝑊 = 𝐼𝑖𝑛𝑑𝑅𝑜𝑛,𝑝 (4.7) 
Similarly, during ɸ2, the inductor current flows through the low-side switch, 
and thus VSW – Vneg changes linearly with the inductor current: 
𝑉𝑆𝑊 − 𝑉𝑛𝑒𝑔 = 𝐼𝑖𝑛𝑑𝑅𝑜𝑛,𝑛 (4.8) 
These relationships can be exploited to sense the inductor current in both 
phases. Figure 4.10 illustrates how the switching node (VSW) changes with time when 
either ɸ1 or ɸ2 is active. 
During ɸ2, the inductor current (with the direction shown next to the plot) 
ramps down from its peak (IP) to its valley (IV), where IP is assumed to be larger than 
IV by 2∆I, and the absolute value for both IP and IV depends on the instantaneous signal 
level. The inductor current in this phase flows through the low-side switch and thus 
VSW changes from Vneg-IP.Ron,n to Vneg-IV.Ron,n. Thus, the change in VSW captures the 
inductor current scaled by the Ron,n. Similarly, during ɸ1, the inductor current ramps 
from its valley (IV) to its peak (IP). The inductor current in this phase flows through 
the high-side switch and thus VSW changes from Vbat-IV.Ron,p to Vbat-IP.Ron,p. As a result 
the change in VSW captures the inductor current scaled by the Ron,p. 
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Since Ron for both the low side and high side varies over process, supply 
voltage and temperature, which affects the accuracy of the sensed current, the loop 
filter output needs to be scaled with Ron so that its effect is negligible when VSW is 
compared to the loop filter output. This is illustrated in Figure 4.11, where the loop 
filter output (VLFp-VFLn) is converted into a differential current (IGmp-IGmn): 
𝐼𝐺𝑚𝑝 − 𝐼𝐺𝑚𝑛 =
𝐺𝑚
𝐾
(𝑉𝐿𝐹𝑝 − 𝑉𝐿𝐹𝑛) (4.9) 
This current is then scaled by K.Ron,p to be compared against VSW (= Iind. Ron,p) by the 
peak comparator. Meanwhile the transconductance differential output current is 
scaled by K. Ron,n when compared to VSW(= Iind. Ron,n) by the valley comparator, where 
Vbat
Vneg
Ron,p
Ron,n
VSWIind
Iind
VSW
ɸ1
Vneg - IPRon,n
IP
IV
Vneg - IVRon,n
Vbat - IVRon,P
Vbat - IPRon,p
Vneg
Vneg
Gnd
Vbat
Gnd
ɸ2
ɸ1
ɸ2
 
 
Figure 4.10 Timing waveforms to illustrate the current sensing technique 
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K represents the ratio between the on-resistance of the replica devices and the output 
stage on-resistance, and is typically a large ratio in order to: (1) reduce the area of 
replicas compared to the output stage, and (2)avoid consuming a large current in the 
transconductor. In addition, K scales the loop gain and its value has an impact on the 
loop stability. In this design the ratio K is set to 128,000. Similar scaling is applied to 
the constant ripple currents (∆I), as shown in Figure 4.11 to keep the ripple currents 
constant.  
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Figure 4.11 Scaling of loop filter output to cancel effect of switcher Ron 
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Equations (4.7) and (4.8) suggest that VSW should be subtracted from Vbat and Vneg for 
peak and valley comparators respectively, which is necessary since the supply 
voltages are not constant due to their finite source impedance, and thus their 
instantaneous values depend on the inductor current. The supply subtraction is 
shown in Figure 4.11 as well. Inputs to the peak comparator (Vpeak,p, Vpeak,n) can be 
expressed as: 
𝑉𝑝𝑒𝑎𝑘,𝑝 = 𝑅𝑜𝑛,𝑝(𝐼𝑖𝑛𝑑) (4.10) 
𝑉𝑝𝑒𝑎𝑘,𝑛 = 𝑅𝑜𝑛,𝑝(𝐺𝑚(𝑉𝐿𝐹𝑝 − 𝑉𝐿𝐹𝑛) + ∆𝐼) (4.11) 
Equations (4.10), and (4.11) show that by comparing Vpeak,p and Vpeak,n the effect of  
Vbat is eliminated, and at the same time Ron,p identically scales both inputs; thus, it 
does not affect the comparator decision. Similar expressions can be written for the 
valley comparator inputs as well to show that Ron,n and Vneg do not affect the valley 
comparator decision. 
Finally, it is worth mentioning that in the actual implementation the current is 
sensed using the cascode nodes (VCASN and VCASP) of Figure 4.8 and not VSW as Figure 
4.11 shows. This change does not affect any of the previous analysis and is needed to 
make sure that the high swing exercised by VSW (Vbat -Vneg) does not affect the 
reliability of the switches used in summation/subtraction stage. On the other hand, 
similar to VSW, VCASN and VCASP linearly change with the inductor current and can be 
used to sense the current without incurring the same large voltage swing. In fact, the 
swing for each of the cascode nodes is almost half of the VSW swing as explained in 
Section 4.1.1.2.  
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The only caveat is that while VSW could be used to sense the inductor current in both 
phases (Φ1 and Φ2), VCASP can be only used during Φ1, while VCASN can be only used 
during Φ2. 
 
4.1.3 Summing/Subtracting Stage design 
As explained in the previous section, a summer/subtractor is needed to linearly 
combine the scaled-transconductance output, and the scaled-ripple generator output 
on one side of the comparator and simultaneously combine the supply voltage with 
the switch node on the other side of the comparator.  
Since some of these signals exercise relatively large swing, a switched-capacitor 
summer/subtractor is used to implement this function as shown in Figure 4.12 for 
the peak comparator. 
Bottom-plate sampling using a two-phase operation is adopted. During ɸ2, (Vbat-VCMI) 
is sampled on all 4 capacitors. VCMI is chosen to be at the middle of the comparator 
supply voltage.  
During ɸ1, the right sides of the capacitors are connected as follows: 
a. C1 is connected to VCASP, which is given by: 
𝑉𝐶𝐴𝑆𝑃 = 𝑉𝑏𝑎𝑡 − 𝐼𝑖𝑛𝑑𝑅𝑜𝑛,𝑝 (4.12) 
b. C2 and C3 is connected to VGmn, and VGmp given by:  
𝑉𝐺𝑚𝑛 = 𝑉𝑏𝑎𝑡 − 𝐾𝐼𝐺𝑚𝑛𝑅𝑜𝑛,𝑝 (4.13) 
𝑉𝐺𝑚𝑝 = 𝑉𝑏𝑎𝑡 + 𝐾𝐼𝐺𝑚𝑝𝑅𝑜𝑛,𝑛 (4.14) 
c. C4 is connected to Vripple given by: 
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𝑉𝑟𝑖𝑝𝑝𝑙𝑒 = 𝑉𝑏𝑎𝑡 − ∆𝐼𝑅𝑜𝑛,𝑝 (4.15) 
Since the capacitor terminals are not reset after ɸ2, and only their right sides are 
connected to the above voltages, then the capacitors must maintain the same charge 
they acquired during ɸ2, which forces the right sides of the capacitors to be equal to 
(Vbat-VCMI) minus the voltages given by (4.12)-(4.15). 
By end of ɸ1, Vpeak,p and Vpeak,n can be expressed by: 
𝑉𝑝𝑒𝑎𝑘,𝑝 = 𝑉𝐶𝑀𝐼 +
𝐶3
𝐶3 + 𝐶4
(𝑉𝐶𝐴𝑆𝑃 − 𝑉𝑏𝑎𝑡) +
𝐶4
𝐶3 + 𝐶4
(𝑉𝐺𝑚𝑛 − 𝑉𝑏𝑎𝑡) 
                             = 𝑉𝐶𝑀𝐼 +
𝐶3
𝐶3 + 𝐶4
(−𝐼𝑖𝑛𝑑𝑅𝑜𝑛,𝑝) +
𝐶3
𝐶3 + 𝐶4
(−𝐾𝐼𝐺𝑚𝑛𝑅𝑜𝑛,𝑝) (4.16) 
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Figure 4.12 Capacitive summation/subtraction for peak comparator 
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Similarly, 
𝑉𝑝𝑒𝑎𝑘,𝑛 = 𝑉𝐶𝑀𝐼 +
𝐶1
𝐶1 + 𝐶2
(𝑉𝑟𝑖𝑝𝑝𝑙𝑒 − 𝑉𝑏𝑎𝑡) +
𝐶2
𝐶1 + 𝐶2
(𝑉𝐺𝑚𝑝 − 𝑉𝑏𝑎𝑡) 
                             = 𝑉𝐶𝑀𝐼 +
𝐶1
𝐶1 + 𝐶2
(−∆𝐼𝑅𝑜𝑛,𝑝) +
𝐶2
𝐶1 + 𝐶2
(−𝐾𝐼𝐺𝑚𝑝𝑅𝑜𝑛,𝑝) (4.17) 
If C1=C3, and C2=C4, then the comparator triggers if this condition is satisfied: 
𝐼𝑖𝑛𝑑 > ∆𝐼 +
𝐶2
𝐶1
𝐾(𝐼𝐺𝑚𝑝 − 𝐼𝐺𝑚𝑛) (4.18) 
Similarly, the valley comparator triggers if this condition is satisfied: 
𝐼𝑖𝑛𝑑 < −∆𝐼 +
𝐶2
𝐶1
𝐾(𝐼𝐺𝑚𝑝 − 𝐼𝐺𝑚𝑛) (4.19) 
Now, looking at the detailed implementation of each of these switched capacitor 
paths, Figure 4.13 shows the switches connected to C1 of Figure 4.12.  The sizes of the 
switches are chosen to be close to minimum in order to minimize charge injection, 
which would corrupt the sampled data when the switches are turning off. Two types 
VCMI=0.9V
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Figure 4.13 Switch implementation for C1 path of Figure 4.12 
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of devices are used to realize the switches: (1) 5V devices, which can sustain a 
maximum of 5V across any pair of their terminals, to realize switches connected to 
the trans-conductor, output stage, and the ripple current generator, (2) 1.8V devices 
are used to realize switches connected to the comparator inputs and VCMI.  
Two voltage domains are needed to control the switches of Figure 4.13: (1) 1.8V 
domain for Φ2, LV and (2) Vbat voltage domain for Φ2, HV and Φ1, HV. In addition, a third 
voltage domain is needed to control the 5V devices used for the valley comparator, 
where the voltage swing of the clocks needs to be from 0 to Vneg.  
The clock signals are generated in the 1.8-V domain and then level-shifted to both Vbat 
and Vneg domains. 
Figure 4.14 shows the detailed implementation for the level shifter used for 
the peak comparator clocks. The input clock Φ1, LV is inverted and used to control the 
input pair MN1 and MN2. When Φ1, LV goes from low to high, MN1 turns on and MN2 turns 
off, and initially, VO1 is at Vbat while VO2 is at Gndclean. In order for the LV to change 
Gndclean
Vbat
MP1 MP2
MN1 MN2 ɸ1,LV
Gndnoisy
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Figure 4.14 1.8V to Vbat level shifter 
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state, MN1 (with VGS = 1.8V) must overcome MP1 (with VGS = Vbat ), which necessitates 
that aspect ratio of MN1 and MN2 must be designed to be large enough to allow the first 
stage of the LV to change state. Similar considerations are needed for sizing MP3 and 
MP4 so that the second stage is able to change state as well. 
Two different ground signals are used on this chip: A clean analog ground 
(Gndclean) and a noisy ground for the switching modules (Gnd_noisy). The second 
stage of the level shifter of Figure 4.14, converts the clock reference from Gndclean to 
Gndnoisy to interface with the summing stage. 
4.1.4 Comparator design 
Since the control loop is sliding-mode based, no clock source is available to 
strobe the peak and valley comparators or control the switched-capacitor phases. As 
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Figure 4.15 Peak/Valley comparator implementation 
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explained in Section 3.3.5, the loop-switching frequency is variable and is set by the 
peak and valley comparator decisions. 
For this reason, the comparator itself is asynchronous and is implemented as 
a cascade of gain stages as shown in Figure 4.15. The input stage is biased by a 40uA 
current source M8P to realize a delay of approximately 20ns, and the input devices are 
sized to limit the input-referred random offset to about 1.5mV (i.e. 1 sigma). A large 
random offset would result in false triggers before (or after) the inductor current 
reaches the target value, with may result in an increase for the inductor current 
ripples (±∆I), which degrades the efficiency and distortion. The input-stage topology 
is selected to increase the differential gain, and therefore, minimize the offset 
contributions from the nmos load devices (M1N and M2N). A simple common-mode 
feedback mechanism is implemented by R1 and R2, which averages the output of the 
first stage (VO1P and VO1N), thereby rejecting the differential swing and feeding only 
the common-mode voltage back to the gates of M1N and M2N. 
In response to the comparator differential input voltage, the first stage 
amplifies this difference, and the differential voltage VO1P-VO1N reacts. When VO1P (or 
VO1N) changes value, the CGD of M1P would need to charge (or discharge), and 
therefore, a current must be drawn from the circuit preceding the comparator 
(switched-capacitor summer/subtracting circuit in this case). If the output 
impedance of the preceding stage is not low enough, this current would result in 
“kickback” noise, which appears as an added dynamic offset at the input, and 
therefore, can result in false triggering. Capacitive neutralization [28] is implemented 
where a pair of devices (M4P and M3P) used as capacitances as shown in Figure 4.15. 
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The widths of M4P/M3P are sized to be half those of the input pair and therefore, has 
gate-source capacitance equal to the gate-to-drain capacitance of M1P/M2P. Because 
the voltage variations at the drains of M1P and M2P are complementary, the charge 
currents come now from capacitances (M4P and M3P) and not from the circuit 
preceding the comparator.   
The second stage is a scaled-down version of the first stage with a bias current of 
10uA. Two CMOS inverters follow the second stage to produce the final output. The 
branch consisting of M10P, M12P, and M7N is used to generate the input common-mode 
voltage (VCMI) used in Figure 4.12. M12P has the same current density as the input pair 
and similarly as M10P and M6P. This ensures that VCMI tracks with the input pair 
required headroom over process, supply voltage and temperature variation. 
In the reset phase, when the inputs are shorted to VCMI, the output of such an 
asynchronous comparator depends on the offset, which means that the following SR 
flip flop can be driven into unexpected states. To resolve this issue, the differential 
outputs of each gain stage are shorted by SW1 and SW2, while VO2P is pulled down to 
ground through M5N. This ensures that the comparator output is defined throughout 
the reset state. 
4.1.5 Comparator clock generation 
As shown in Figure 4.16, during ɸ1, the peak comparator is in the active mode 
waiting for the inductor current to cross the trigger level, while the valley comparator 
is idle and in the reset state. Once the peak comparator triggers, the following SR flip-
flop is set, defining a new switching clock phase ɸ2 where the peak comparator is 
reset, and the valley comparator is activated. At the same time, the new SR state turns 
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off the output pmos and turns on the output nmos device, thus forcing the inductor 
current waveform to change directions, so that it starts to ramp down towards the 
trigger level defined by the ripple (∆I) and the transconductance output. Once the 
valley comparator triggers, the following SR FF is reset, defining a new switching 
phase ɸ1 where the valley comparator is reset, and peak comparator is activated. At 
the same time, the new SR state turns off the output nmos and turns on the output 
pmos device, which forces the inductor current waveform to change directions again 
and the cycle repeats. 
 
 
 
 
 
 
  
 
Figure 4.17 shows the switched capacitor networks that are used to sum and 
subtract the inputs to both the peak and valley comparators with the respective clock 
phases. The figure also shows the interface to the SR flip-flop, which generates the 
clock phases back to the switched capacitor networks as well as for the final non-
overlapping clock driver that switches the output stage. 
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Figure 4.16 Comparator modes 
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4.1.6 Blank time design 
In Section 4.1.2.2, the use of cascode nodes (VCASP and VCASN) instead of VSW to 
sense the current was discussed, and the transient of VSW was simplified in Figure 
4.10 to illustrate the concept. During most of the switching cycle, the transient 
behavior for the cascode nodes or the switching node is similar to what was 
illustrated earlier; however, the behavior is different during the non-overlapping 
time, when both the high-side and low-side switches (MPOUT and MNOUT) are off, while 
the inductor current must then flow through parasitic diodes. In this work, the 
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Figure 4.17 Switching clock generation 
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polarity and amplitude of this inductor current depends on the output signal and its 
amplitude. As an example, shown in Figure 4.18, assuming that the output signal 
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Figure 4.18 Transient waveforms for the output stage for a positive large inductor 
current 
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across the load is large and positive, which implies that the inductor current is large 
and positive (flowing out of the output stage). During the non-overlapping time TOFF2, 
the inductor must continue to conduct current forcing the drain-to-bulk junction 
diode of MNCAS (D2) to turn on.  As a result, both VSW and VCASN drops below Vneg by VD2, 
which varies depending on how much current is flowing. Once ɸ1 turns on, the 
inductor current is steered to MPOUT. This sudden change of the current path may 
result in damped oscillation on the internal Vbat due to the activation of the LC tank 
formed by the bondwire inductance and the internal parasitic supply capacitor. As a 
result, VCASP experiences the same oscillation, which can lead to a false triggering to 
the current-controlled loop. Because of this transient behavior for both VCASP and 
VCASN, it is necessary that a blank time is introduced such any false triggering is 
masked out for a period of time after the rising edge of ɸ1 and ɸ2 (i.e. blank time TB) 
until the internal nodes settle. TB is nominally set to 40ns and can be programmed 
from 20n to 80ns in steps of 5ns. In addition, the comparators are kept in their reset 
state (as explained in Section 4.1.4) until the rising edge of either ɸ1 (for the peak 
comparator) or ɸ2 (for the valley comparator) occurs. 
It is worth noting that this oscillation is usually minimized by intentionally increasing 
the rise/fall times of the gate drivers for ɸ1 and ɸ2 and/or using a damping resistor. 
 
4.1.7 Loop filter design: G(s) 
As explained in Chapter 3, a single-gain-stage second-order loop filter is designed 
to reduce the nonlinearities of the output stage and the disturbances on both Vbat and 
Vneg. The filter is designed to meet the following requirements: 
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a. At least 40 dB gain over the audio band 
b.  Drive the headphone load with 2Vrms signal, and therefore, a maximum of 10uV 
rms noise at the output meets 106dB target SNR 
c. Minimum current consumption 
d. Better than 45 degrees phase-margin for the outer voltage loop. 
e. Less than 400kHz unity-gain bandwidth for the outer voltage loop in order to 
maintain at least a ratio of two between the smallest switching frequency 
(800kHz) and the unity-gain frequency. This guarantees a negligible delay in the 
current-control loop, which is the assumption used in Chapter 3 to perform the 
small-signal analysis of the voltage control loop and therefore, guarantees the 
large-signal stability of the system. 
Figure 4.1 shows a block diagram of voltage feedback loop where the closed loop gain 
(ACL) is given by: 
𝐴𝐶𝐿 =
𝑅𝐹
𝑅𝐼𝑁
(4.20) 
 
The target maximum signal swing at the output is 2Vrms (5.65VPP); the corresponding 
peak-peak input swing is given by (Vin,pp): 
𝑉𝑖𝑛,𝑝𝑝 = 𝑉𝐼𝑁𝑃,𝑝𝑝 − 𝑉𝐼𝑁𝑁,𝑝𝑝 =
5.65
𝐴𝐶𝐿
(4.21) 
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The input stage is powered from a 1.8V supply, and therefore, ACL is chosen to 
be 2 so that the signal-ended peak-peak input swing for VINP (or VINN) remains within 
the supply rail. Higher closed-loop gain results in lower unity-gain frequency and 
lower gain in the audio band, which results in worse THD. 
The target output-referred noise can be referred to the input by dividing by ACL; 
therefore, the target input-referred noise integrated within the audio band becomes 
5µV.  The main contributors for this noise are RF, RIN, and the input devices of the gain 
stage. The power density for the input-referred noise (v2n, input_referred) can be 
calculated as: 
𝑣2𝑛,𝑖𝑛𝑝𝑢𝑡_𝑟𝑒𝑓𝑒𝑟𝑟𝑒𝑑 = (8𝑘𝑇𝑅𝐼𝑁 + 𝑣
2
𝑛,𝑎𝑚𝑝 (1 +
𝑅𝐼𝑁
𝑅𝐹
)) (1 +
𝑅𝐼𝑁
𝑅𝐹
) +
𝑣2𝑛,𝑔𝑚
(|𝐺(𝑗𝜔)|)2
(4.22) 
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Figure 4.19 G(s) with input/output interface 
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Where v2n,gm is the input-referred noise power density for the transconductance stage 
and G(jω) is the loop filter gain as shown in Figure 4.19.  Table 4.1 shows the relative 
contributions of the different noise sources. 
Table 4.1 Noise contributions 
Noise source Noise (µV) Contributions in % 
RIN 2.657 29.4 
RF 1.862 14.44 
Vn,amp 2.8 32.86 
Gm 2.35 23 
Total 4.9 100 
  
The choice for width and length of RIN and RF and their substrate connections, 
would not only impact the nominal resistor value, but could also affect the THD and 
noise performance of the driver. First, the resistor area (WL) needs to be large enough 
to reduce the effect of the flicker noise., and secondly, the length of RIN and RF should 
be large enough to reduce the effect of their voltage coefficients nonlinearity on the 
THD performance[29,30] and similarly, their substrate connection needs to be 
connected to the proper voltage to reduce the poly resistor conductivity modulation 
effect on THD [30].  
The effects of the poly resistor voltage coefficient and conductivity modulation 
manifest themselves in a variation of the nominal resistor value as a function of the 
terminal voltages as given by: 
𝑅 = 𝑅0(1 + 𝛼1𝑉𝑑𝑖𝑓𝑓 + 𝛼2𝑉𝑑𝑖𝑓𝑓
2)(1 + 𝛽(𝑉𝑐𝑜𝑚𝑚 − 𝑉𝑏𝑢𝑙𝑘)) (4.23) 
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where R0 is the nominal resistor value, and the terminal voltages are defined in Figure 
4.20.  The first term in the equation describes the variation of the resistor due to the 
voltage coefficients α1 and α2, whereas the second term shows the effect of the 
conductivity modulation coefficient β.  
 
 
The coefficient α1 is usually negligible compared to α2, making this effect only 
a function of the squared of the differential voltage.  Since both RIN and RF have 
unequal differential signal-dependent swing across them, then the closed-loop gain 
(ACL) suffers from a second-order nonlinearity, which limits the maximum achievable 
THD+N. Since α2 scales down with the length of the resistors, this effect can be 
reduced by increasing both the length and width of RF and RIN to reduce α2, and thus, 
the second-order nonlinearity without altering the resistor value. 
The second effect is the resistor conductivity modulation, which refers to the 
variation of the resistor value as a function of the difference between the common 
mode voltage across the resistor and its substrate voltage (Vcomm - Vbulk). 
 
 
Va Vb
Vbulk
R
Vdiff = Va-Vb
Vcomm = (Va +Vb)/2
 
 
Figure 4.20 Resistor terminal definition 
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Unfortunately, the coefficient β doesn’t scale with any of the resistor 
dimensions, and therefore, a circuit technique is necessary to eliminate this effect. 
Figure 4.21 shows the technique used [30], --which is adopted in this work-- where a 
resistor R is decomposed into two equal parts in series, with the bulk of both resistors 
connected to the middle net. This ensures that Vcomm is equal to Vbulk, thereby 
cancelling the second term in equation (4.23). 
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Figure 4.21 Circuit technique to eliminate the conductivity modulation 
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Figure 4.22 Amplifier implementation 
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Figure 4.22 shows the differential amplifier implementation, which consists of 
two stages: A folded-cascode first stage with a pmos input pair, and a common-source 
second stage. Cascode compensation, also known as Ahuja compensation [9], is used 
to stabilize the amplifier by ac-coupling the amplifier outputs to the source nodes of 
the cascode devices (MCAS1 and MCAS2) of the first stage through C1 and C2. A pair of 
identical resistors (R1 and R2) is used to sense the output common mode, which is 
compared to a reference voltage VCMREF by an error amplifier whose output is used to 
control a portion of the input stage tail current source in order to regulate the output 
common-mode voltage. In addition, source degeneration resistors (RD1-RD4) are used 
to lower the input referred noise of the amplifier as shown in the figure.  
The amplifier is powered from a 1.8V supply, and uses all low-voltage devices, and 
consumes about 120µA of quiescent current. Its bandwidth is about 8MHz in order to 
have a small effect on the global loop stability. 
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4.1.8 Transconductance stage design 
The transconductance stage shown in Figure 4.23, receives the loop filter G(s) 
output (VLFP and VLFN) and generates a linearly-proportional differential current. This 
current is then mirrored and then applied to a pair of series devices (K.Ron,N and 
K.Ron,P), which are scaled-down replicas from the output stage devices as previously 
shown in Figure 4.11. 
The differential voltage across the K.Ron,N switches is sensed by the valley 
comparator, while the differential voltage across the K.Ron,P switches is sensed by the 
peak comparator.  To enhance the linearity of the transconductor, two simple 
amplifiers A1 and A2 are used in conjunction with MIN1 and MIN2 to form a super 
source-follower configuration as shown in Figure 4.23. Using these amplifiers, the 
differential input voltages VLFp-VLFn is copied across RGm, and therefore; generates a 
differential current (IGmp-IGmn), which itself gets copied to generate the two 
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Figure 4.23 Transconductance implementation 
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differential output voltages that go to the peak and the valley comparator as shown 
in Figure 4.23.  
 
4.1.9 Negative charge-pump (NCP) design 
Figure 4.24(a) shows the negative charge pump topology [30], which consists of 
four devices (M1-M4) and two external capacitors Cfly and Chold. As shown in Figure 
4.24(b), during ɸ1, Cfly samples Vbat on the top plate with respect to ground. During 
ɸ2, the top plate gets connected to ground while the bottom plate is connected to the 
hold cap (Chold). This forces the bottom plate of Cfly to float towards -Vbat while charge 
sharing with Chold; eventually Vneg settles to -Vbat in the steady state. The periodic 
action of charging Cfly and discharging it to Chold can be modeled as a switched 
capacitor resistor with a value of (Ts/Cfly), where Ts is the switching period, and 
therefore, the settling time is characterized by a time constant (τ) expressed as: 
Vbat
Vneg
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M1 M2
M3 M4
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Figure 4.24 Negative charge-pump topology 
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 𝜏 = 𝑇𝑠
𝐶ℎ𝑜𝑙𝑑
𝐶𝑓𝑙𝑦
(4.24) 
This time constant poses a constraint on the choice of the external capacitor 
values to obtain a reasonable settling time. In addition, the output stage continually 
loads the NCP as shown in Figure 4.25. This means that Chold continues to provide 
charge for the output stage even when Cfly is connected to Vbat during ɸ1. Depending 
on how much current is drawn from Chold in ɸ1, Vneg would increase, which limits the 
signal swing headroom. 
 
 
 
 
 
 
 
 
 
 
 
 To relieve this issue, Chold and Ts must be chosen to allow only a maximum 
predefined drop in Vneg. The worst-case drop occurs when the output stage draws the 
maximum current from NCP during ɸ2 as shown in Figure 4.25; this current is 
calculated by: 
Vbat (2.95 : 4.5V)
Vneg 
Vbat 
Cfly
Chold
Vout
ɸ1
ɸ1
ɸ2
ɸ2
16Ω 
ILoad
Iload +  I
 
 
Figure 4.25 Charge-pump loaded by the output stage 
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𝐼𝑚𝑎𝑥 =
max 𝑉𝑝𝑒𝑎𝑘
min 𝑅𝑙𝑜𝑎𝑑
+ ∆𝐼 =
2.82
16
+ 40𝑚𝐴 = 216𝑚𝐴 (4.25) 
Thus if the maximum charge pump output equals VCP, MAX, then the minimum Chold,min 
can be calculated by: 
𝐶ℎ𝑜𝑙𝑑,𝑚𝑖𝑛 =
𝐼𝑚𝑎𝑥
𝑉𝑏𝑎𝑡 − 𝑉𝐶𝑃,𝑀𝐴𝑋
𝑇𝑠
2
(4.26) 
If Vbat- VCP, MAX is limited to 150mV, and the NCP switching frequency is limited to 
150kHz (to limit the dynamic power loss), then Chold,min equals 5µF. 
The CP switch sizes are optimized to offer a balance between optimizing for power 
efficiency and quiescent current. To illustrate this optimization, the CP model is 
shown in Figure 4.26. 
If all switches have negligible on resistance, RSW could be expressed as the known 
switched cap resistance: TS/Cfly. However, if the switch’s on resistance is not 
negligible, then RSW can be derived more accurately by calculating the finite settling 
time for both phases [32]: 
𝑅𝑆𝑊 =
𝑇𝑆
𝐶𝑓𝑙𝑦
1 − 𝑒
−
𝑇𝑆
2𝐶𝑓𝑙𝑦
(
1
(𝑅1+𝑅3)
+
1
(𝑅2+𝑅4)
)
(1 − 𝑒
−
𝑇𝑆
2𝐶𝑓𝑙𝑦
(
1
(𝑅1+𝑅3)
)
) (1 − 𝑒
−
𝑇𝑆
2𝐶𝑓𝑙𝑦
(
1
(𝑅2+𝑅4)
)
)
(4.26) 
Vbat Vneg
Chold
RSW
-1
 
 
Figure 4.26 CP Model 
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Where R1, R2, R3, and R4 are the on-resistances for M1, M2, M3, and M4, respectively, 
shown in Figure 4.24. Using their values, shown in Table 4.2, results in an effective 
output resistance of 1.6Ω.  
This value was chosen to be close to the on-resistance of the nmos switch of 
the output stage such that the efficiency conduction loss due of the CP would be 
similar to that of the nmos switch.  Reducing this resistance even more in order to 
improve the efficiency can adversely affect the quiescent current since the larger the 
switch size or the switching frequency, the more dynamic power it consumes, thereby 
degrading the quiescent current. The target quiescent current of the charge pump for 
this design is about 100µA. 
Table 4.2 Negative charge-pump switch sizes 
 
 
 
 
Another issue that was addressed in this design is the surge current drawn 
from Vbat at startup, and this is because initially every time Cfly gets connected to Vbat 
during ɸ1 a large charging current results to charge Cfly [33]. This initial current is 
simply Vbat divided by the sum of the on-resistances of M1 and M3, which would be 
close to almost 9A. This peak current will die out with time as the CP output settles to 
steady state; however, having such a high current flowing into the CP initially, can 
damage the switch devices as well as the metals routings connected to those devices.  
 
 M1 M2 M3 M4 
W/L 38400/0.5 20160/0.6 38400/0.5 20160/0.6 
Ron @ 3.7V 200mΩ 119mΩ 200mΩ 119mΩ 
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To resolve this issue, a soft start-up technique is adopted [33] where all CP 
switches are broken into two parallel devices, MB and MS, as shown in Figure 4.27; 
transistors Ms are simply one finger of the entire device, whereas transistors MB have 
the rest of the fingers and constitute the bulk of the device. Therefore, the MS on-
resistances are 24 times larger than those of MB. During the start-up, before the CP 
settles and reaches the steady state, only MS is clocked while MB remains off, and thus, 
the peak current flowing is reduced by a factor of approximately 24 times -- i.e., from 
9A down to 375mA-- which can be sustained. Once CP has reached steady state, 
transistors MB are activated in preparation for the overall loop to go out-of-reset and 
start driving the headphone load. This behavior is shown in Figure 4.28, where 
initially ɸ1s, and ɸ2s start toggling to control the small switches M1S-M4S, while ɸ1B, 
GND_noisy
GND_noisy
Vbat
Vneg
Cfly
Chold
M1S
M1B M2B
M2S
M3S M4S
M3B M4B
ɸ1B
ɸ1S
ɸ1S
ɸ1B
ɸ2B
ɸ2S
ɸ2S
ɸ2B
 
 
 
Figure 4.27 Charge-Pump Design 
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and ɸ1B are held idle until the CP goes to the final voltage -Vbat; afterwards, ɸ1B, and 
ɸ1B start toggling indicating that the CP is up and ready to be used. 
 
 
 
 
 
 
 
 
 
 
 
ɸ2B
ɸ1S
ɸ1B
ɸ2S
Vneg
0
0
0
-Vbat
Initialization Period
 
 
Figure 4.28 Relative timing of the different clock phases of the CP 
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CHAPTER 5 Experimental Results 
 
A prototype chip was fabricated in TowerJazz 0.18µ PM technology, which 
supports 4 metal layers and 1 thick top metal. Devices in this technology come with 
two different oxide thicknesses: thin-oxide devices which has 1.8V maximum voltage 
across the device junctions, and thick-oxide devices that support up till 5.5V across 
any of the device junctions. In addition, LDMOS devices are offered but not used in 
this design.  
 
 
 
Figure 5.1 Chip Layout 
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The chip measures 2.46x1.9mm2 and the layout is shown in Figure 5.1. Top 
Metal M5 has been extensively used to minimize the routing resistance between the 
output stage devices, charge-pump devices and the corresponding pads. It is also used 
for critical signal routings as well as the power supplies to minimize the parasitic 
routing resistances or the parasitic capacitances. 
  
Figure 5.2 shows the test setup that is used to measure the chip performance, an APx555 
audio analyzer is used to generate the analog signal and analyze the output.  
Figure 5.3 shows the measured THD+N vs. the rms of the input signal for a 16 
Ω load using a 3.7V battery supply.  The measured gain from input to output is 1.917, 
which deviates slightly from a design value of 2. Therefore, from the figure, the peak 
non-A-weighted THD+N is about -96.3dB at an output level of 1.15Vrms. The output 
level that corresponds to 1% THD distortion (-40dB) is 1.93Vrms, which is equivalent 
to an output power of 232mW.  
  
 
 
 
Figure 5.2 Test Setup 
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Similarly, Figure 5.4 shows the measured THD+N vs. the rms of the input signal 
for a 32 Ω load using a 3.7V battery supply.  The peak non-A-weighted THD+N is about 
–98.5dB at an output level of 1.69Vrms. The output level corresponds to 1% THD 
distortion (-40dB) is 2.3Vrms which is equivalent to an output power of 165mW.  
 
 
 
 
 
 
 
 
 
Figure 5.3 Measured THD+N vs. the rms of the input signal for a 16 Ω load 
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Figure 5.5 shows the measured THD+N vs the rms of the input signal for a 600 
Ω load using a 3.7V battery supply.  The peak non-A-weighted THD+N is about –98dB 
at an output level of 1.533Vrms.  
 
 
 
 
 
 
Figure 5.4 Measured THD+N vs. the rms of the input signal for a 32 Ω load 
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Figure 5.6 shows the FFT results for a 1kHz output tone with rms value of 
1.533V using 48K FFT points. It can be observed that the spectrum is dominated by a 
third-order harmonic at about 105dB below the fundamental signal.  
The A-weighted THD+N vs the rms of the input level sweep for a 32Ω load is shown 
in Figure 5.7. It can be observed that the THD+N for a -60dB input signal is -48.8dB 
which corresponds to a dynamic range of 108.8dB, this is very close match to the 
design value of 106dB. This result is consistent with a 10uV measured output-
referred noise. 
 
 
 
 
 
 
Figure 5.5 Measured THD+N vs. the rms of the input signal for a 600 Ω load 
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Figure 5.7 Measured A-weighted Dynamic Range for a 32 Ω load 
 
 
Figure 5.6 Output spectrum for 1.5Vrms 1kHz output with a 32 Ω load 
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The measured quiescent current is about 1.55mA, which is composed of 
250uA from the 1.8V supply and 1.3mA from the 3.7V battery supply including the 
charge-pump current. The current consumed from the 1.8V supply is close to the 
simulated value of 280uA, while the current from 3.7V battery is higher than a 
schematic-only quiescent current simulation of 1mA. This difference can be 
attributed to conduction loss for all the layout routing resistances as well the PCB 
routing, and ESR of the external capacitors.  Figure 5.8 shows the overall measured 
power efficiency for both 16 and 32Ω loads as a function of the normalized output 
power. The normalized output power is the driver output power divided by the 
maximum theoretical output power, as expressed in Equation (1.9).  
 
 
 
Figure 5.8 Measured power efficiency for 16 and 32 Ω loads 
114 
 
From the plot, it is observed that for the heavier load (i.e., 16Ω), the power efficiency 
becomes worse than that of the 32Ω load because conductivity losses dominate. The 
maximum efficiency realized for 32 Ω is about 86.22%.  
 
Figure 5.9 demonstrates the power efficiency improvement by comparing the 
measurement results to an ideal power efficiency for Class-AB and Class-G (4 levels). 
The plot shows that the power efficiency of this work is superior, particularly for the 
mid-signal range. 
 
 
 
Figure 5.9 Power efficiency comparison 
115 
 
Figure 5.10 shows PSRR results for 500mVPP 217 Hz tone applied at the battery 
supply and the resulting output, PSRR is measured to be approximately 108dB, which 
is a little worse than the 110dB simulated value. 
 
Similarly, Figures 5.11 and 5.12 demonstrate the PSRR performance at frequency of 1kHz, 
and 19kHz, respectively. The PSRR degradation at the latter frequency is due to the finite 
loop bandwidth. 
 
 
 
 
 
 
 
Figure 5.10 PSRR at 217Hz 
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Figure 5.11 PSRR at 1kHz 
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100dB
 
 
 
 
Figure 5.12 PSRR at 19kHz 
Battery
Output
64dB
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Table 5.1 summarizes the measured performance as well as comparing with some of 
the state-of-the-art publications spanning all linear topologies as well switching 
topologies.  
 
Table 5.1 Performance summary and comparison with the state-of-the-art publications 
 
 
 
 
 
The comparison shows that this work achieves the highest output power for a 
16Ω load. In addition, the fidelity achieved is better than all linear topologies in terms 
of the peak THD+N or the Dynamic Range while having very competitive PSRR results. 
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The quiescent current consumption is a bit higher than some of the previous 
publications, but it is still lower than that of the Class-H paper [7].  
Thanks to the superior maximum output power, this work FOM is within the 
same range as the rest of the publications.  
In summary, the results shown demonstrate superior fidelity, output power, 
and efficiency when compared to previous publications for both linear and switching 
topologies.   
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CHAPTER 6 Summary and Conclusions 
 
This work presents a non-conventional way of realizing high-efficiency high-
performance headphone amplifiers. A headphone amplifier is almost always realized 
using a linear amplifier to achieve superior performance such as THD+N, DR and 
PSRR, and several techniques are often used to maximize the power efficiency such 
as using Class-AB (or Class-AB/B) or by combining a linear topology with a supply 
modulation scheme such as Class-G or Class-H. While these techniques usually work 
for a low-frequency audio signal, their performance degrades at higher frequencies. 
In addition, these techniques require precise synchronization between the input 
signal and the supply-modulating signal to avoid distortion. 
In this work, a Class-D topology is used to maximize the power efficiency 
beyond what linear topologies can achieve. At the same time, a current-sensing 
technique is used to employ a local feedback to enhance the THD+N and PSRR 
performance.  
A prototype chip is fabricated in 0.18um TowerJazz technology and the 
measured performance proves a superior power efficiency, THD+N and dynamic 
range performance to the state-of-the-art publications.  The maximum output power 
achieved is also much larger than any of the pervious publications. While the realized 
FOM is not as good as it was initially perceived in the design phase, it still stands very 
competitive compared to previous papers. 
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